Resources Contact Us Home
Intrusion detection method and apparatus

Image Number 2 for United States Patent #4229811.

An improved method and apparatus for carrying the method are disclosed which provide for selection by the user of a surface used as a reference in the detection of an intrusion. This is achieved by periodically projecting pulses of acoustical energy from a source towards a reference surface and detecting the reflection of such pulses of acoustical energy at a receiver and providing a first indication or signal representative of the reflected pulses. A second indication or signal is generated which is adjustable and representative of the time elapsed between the projection of a pulse of acoustical energy from the source and the reception at the receiver of the pulse of acoustical energy when reflected from the selected reference surface. The variations between the first and second indications are detected and compared and an alarm is generated when a variation is detected in the indications. In the embodiment disclosed, the absence of variations between the first and second indications is measured by the coincidence of the first and second indications.

  Recently Added Patents
Semiconductor device element formed on SOI substrate comprising a hollow region, and having capacitors in an electric field alleviation region
Circuitry testing module and circuitry testing device
Methods, devices and software applications for facilitating a development of a computer program
Key management policies for cryptographic keys
Multi currency exchanges between participants
Method of manufacturing pipe with branch
  Randomly Featured Patents
Adamantyl ester monomer composition
Toilet seat or cover retaining device
Open seam friction rock stabilizer
Harvester for grapes
Floor type advertising apparatus
Switching device
Fiber optic sight for firearms with nighttime capabilities
Process for fabricating phase shift mask and process of semiconductor integrated circuit device
System and method for bandwidth monitoring and allocation in networks
Integrated circuit configuration for testing transistors, and a semiconductor wafer having such a circuit configuration