Resources Contact Us Home
Driver circuit for developing quiescent and dynamic operating signals for complementary transistors

Image Number 2 for United States Patent #4041407.

The driver circuit includes a differential amplifier, a double-to-single ended converter, an emitter follower amplifier and an output stage having one portion for driving one external complementary transistor and another portion for driving another complementary transistor. The driver output transistors of each portion of the output stage each has a biasing network including a semiconductor junction and a resistor which are driven by a constant current source. The bias networks enable the driver output transistors to provide quiescent currents of known magnitudes for biasing the complementary output transistors and to have high current gains so that the current source is able to supply a constant current of minimal magnitude. The biasing networks further provide temperature compensation of the driver output transistors. The driver output stage is suitable for being driven by a single ended drive signal.

  Recently Added Patents
Integrated circuit packaging system with laser hole and method of manufacture thereof
Post-processing device and image forming system
Preferential selection of candidates for delta compression
Techniques for image segment accumulation in document rendering
Systems and methods for arranging and labeling cardiac episodes
Molecular sieve
Optoelectronic semiconductor chip and method for manufacturing a contact structure for such a chip
  Randomly Featured Patents
Method and apparatus for decoding an enhanced video stream
Push-pull wire anchor
Esophageal dilation bougie
Vehicle control system
Inner shoe particularly for ski boots
Aluminum support useful for lithography
Photoresist system and process for aerial image enhancement
Laser dividing apparatus
Stator of a gerotor device and a method for manufacturing roller pockets in a stator of a gerotor device
Disk drive with phase-quadrature servo pattern and demodulated position error signal insensitive to timing and phase-misalignment errors