Resources Contact Us Home
Driver circuit for developing quiescent and dynamic operating signals for complementary transistors

Image Number 2 for United States Patent #4041407.

The driver circuit includes a differential amplifier, a double-to-single ended converter, an emitter follower amplifier and an output stage having one portion for driving one external complementary transistor and another portion for driving another complementary transistor. The driver output transistors of each portion of the output stage each has a biasing network including a semiconductor junction and a resistor which are driven by a constant current source. The bias networks enable the driver output transistors to provide quiescent currents of known magnitudes for biasing the complementary output transistors and to have high current gains so that the current source is able to supply a constant current of minimal magnitude. The biasing networks further provide temperature compensation of the driver output transistors. The driver output stage is suitable for being driven by a single ended drive signal.

  Recently Added Patents
Method of treating cancer using a survivin inhibitor
Measurement system service for a vehicle instrument panel
Method and apparatus for providing auto-completion of information
Voltage regulator structure that is operationally stable for both low and high capacitive loads
Tag-based apparatus and methods for neural networks
Mobile application for calendar sharing and scheduling
Wafer processing method and system using multi-zone chuck
  Randomly Featured Patents
Procedure for the production of polymeric sulfur
Supporting frame
Thermoplastic polymer composition containing dye compositions
Methods for fabricating an electroactive polymer device
Control system for controlling the operation of a three-phase load
Metal suspension half-cell for an accumulator, method for operating such a half-cell and metal suspension accumulator comprising such a half-cell
Apparatus for working a workpiece, as well as methods to be used with such an apparatus
Nonvolatile semiconductor memory device of virtual-ground memory array with reliable data reading
Electrical connection device between two tracks of an integrated circuit
Memory system and data processing method thereof