Resources Contact Us Home
Transmitting station and receiving station for operating with a systematic recurrent code

Image Number 7 for United States Patent #3938085.

The transmitting station comprises coding means, including a shift-register having L stages, where L is the length of the code, for delivering continuation and repetition bit trains, each of which comprises information bits including at least L message bits as well as the parity bits associated with the information bits. In the case of a continuation bit train, the L message bits are supplied by a data source, in the case of a repetition bit train, they are fed back to the coding means from the shift-register. In the receiving station, the decoding of messages bits is a conventional decoding in accordance with the code where a continuation bit train is concerned, but also takes into account the previously decoded value where a repetition bit train is concerned. The trains may be identified by mean of prefixes of N.sub.1 bits, in which case, each bit train comprises (N.sub.1 + L) information bits.

  Recently Added Patents
Materials and methods for stress reduction in semiconductor wafer passivation layers
Method and system for reduction of decoding complexity in a communication system
Parallel processing computer systems with reduced power consumption and methods for providing the same
Controller for internal combustion engine
SMS transport resource control
Hot-press cushion material and manufacturing method of the same
Hemostatic devices and methods of making same
  Randomly Featured Patents
Apparatus with adjustable width trays for automatic packaging machines
System for coupling two flaps of an aircraft wing, and an aircraft wing equipped with such a system
Bed cover assembly
Lens drive unit
High-density plasma etching of carbon-based low-k materials in a integrated circuit
Spiral stent
Optical information recording/reproducing optical system and optical information recording/reproducing apparatus
System and method for translating non-native instructions to native instructions for processing on a host processor
Electrically erasable non-volatile memory cell with integrated SRAM cell to reduce testing time
SLM addressing methods and apparatuses