Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Physics
Class Information
Number: 976/DIG.29
Name: Nuclear technology > Nuclear reactors [g21c-1/00] *** (fusion reactors h05h-1/00; nuclear explosives dig. 423; analogue computers therefor g06g-7/54) > Thermal reactors; epithermal reactors [g21c-1/04] > Heterogeneous reactors (i.e., in which the fuel and moderator are separated) [g21c-1/06] > Moderator being substantially not pressurized (e.g., swimming-pool reactor [g21c-1/14] *** (dig. 30 takes precedence) > Moderator and coolant being different or separated (e.g., sodium-graphite reactor, sodium-heavy water reactor, organic coolant-heavy water reactor) [g21c-1/16] > Coolant being pressurized [g21c-1/18] > Moderator being liquid (e.g., pressure-tube reactor, also the construction of the pressure-tubes) [g21c-1/20]
Description:










Patents under this class:

Patent Number Title Of Patent Date Issued
4911880 Nuclear reactor having a unitary pressure container structure Mar. 27, 1990
4367196 Neutronic reactor Jan. 4, 1983
4302287 Nuclear reactor operation control process Nov. 24, 1981
4226647 Heat-treated zirconium alloy product Oct. 7, 1980
4094706 Preparation of zirconium alloys Jun. 13, 1978
3963534 Zirconium alloys Jun. 15, 1976











 
 
  Recently Added Patents
Power supply system for motor vehicle
Electronic device assemblies
Image processing apparatus, image processing method, and program
Lighting elements
Method for driving bistable display device
Method for decoding a spatially multiplexed data signal using a maximum likelihood detection
Utility knife
  Randomly Featured Patents
Cathode-ray tube screen border improvement
Cotton ginning apparatus
Novel antihypertensive agent
Thermally enhanced semiconductor build-up package
Upstream ingress noise blocking filter for cable television system
Splint-cast
Friction clutch assembly
Method for producing metal fluoride materials
Semiconductor device having gate electrode spacing dependent upon gate side wall insulating dimension
Method for operating a NOR-array memory module composed of P-type memory cells