| |
 |
|
Class Information
Number: 716
Name: Data processing: design and analysis of circuit or semiconductor mask >
Description: GENERAL STATEMENT OF THE CLASS SUBJECT MATTER
| Class Number |
Class Name |
No. of Patents | | | Applications (364/400) | | | 716/1 |
Circuit design |
1734 | | 716/8 |
Floorplanning |
1014 | | 716/10 |
Constraint-based placement (e.g., critical block assignment, delay limits, wiring capacitance) |
1151 | | 716/9 |
Detailed placement (i.e., iterative improvement) |
690 | | 716/11 |
Layout editor (e.g., updating) |
1018 | | 716/18 |
Logical circuit synthesizer |
1377 | | 716/2 |
Optimization (e.g., redundancy, compaction) |
1530 | | 716/7 |
Partitioning (e.g., function block, ordering constraint) |
684 | | 716/17 |
Programmable integrated circuit (e.g., basic cell, standard cell, macrocell) |
867 | | 716/12 |
Routing (e.g., routing map, netlisting) |
1120 | | 716/14 |
Detailed routing (e.g., channel routing, switch box routing) |
592 | | 716/13 |
Global routing (e.g., shortest path, dead space, or duplicate trace elimination) |
672 | | 716/15 |
Pcb wiring |
292 | | 716/16 |
Pla, pld, fpga, or mcm |
917 | | 716/4 |
Testing or evaluating |
2710 | | 716/5 |
Design verification (e.g., wiring line capacitance, fan-out checking, minimum path width) |
2231 | | 716/6 |
Timing analysis (e.g., delay time, path delay, latch timing) |
1725 | | 716/3 |
Translation (e.g., conversion, equivalence) |
746 | | 716/19 |
Design of semiconductor mask |
1226 | | 716/20 |
Mesh generation |
374 | | 716/21 |
Pattern exposure |
941 | |
|
|
