Resources Contact Us Home
Browse by Category: Main > Information Technology
Class Information
Number: 714/805
Name: Error detection/correction and fault detection/recovery > Pulse or data error handling > Error/fault detection technique > Parity bit > Storage accessing (e.g., address parity check)
Description: Subject matter in which the parity bit is calculated for data bits read into or read out of an information signal storage device. (1) Note. Address parity check arrangements are included in this subclass.

Patents under this class:
1 2 3 4 5 6 7 8 9

Patent Number Title Of Patent Date Issued
8707110 Memory error detection Apr. 22, 2014
8694866 MDS array codes with optimal building Apr. 8, 2014
8683292 Method and system for providing low density parity check (LDPC) coding for scrambled coded multiple access (SCMA) Mar. 25, 2014
8683308 Semiconductor device, information processing apparatus, and method of detecting error Mar. 25, 2014
8671330 Storage device, electronic device, and data error correction method Mar. 11, 2014
8659959 Advanced memory device having improved performance, reduced power and increased reliability Feb. 25, 2014
8656214 Dual ported replicated data cache Feb. 18, 2014
8624581 Input power measuring device Jan. 7, 2014
8627190 Memory device, circuit board, liquid receptacle, method of controlling a nonvolatile data memory section, and system including a memory device detachably connectable to a host circuit Jan. 7, 2014
8589763 Cache memory system Nov. 19, 2013
8589768 Memory system having multiple channels and write control method including determination of error correction channel in memory system Nov. 19, 2013
8583994 Coding apparatus and method for handling quasi-cyclical codes Nov. 12, 2013
8583971 Error detection in FIFO queues using signature bits Nov. 12, 2013
8578246 Data encoding in solid-state storage devices Nov. 5, 2013
8572441 Maximizing encodings of version control bits for memory corruption detection Oct. 29, 2013
8566670 RAM memory device selectively protectable with ECC Oct. 22, 2013
8560923 Semiconductor memory device Oct. 15, 2013
8555116 Memory error detection Oct. 8, 2013
8533578 Error detection in a content addressable memory (CAM) and method of operation Sep. 10, 2013
8514509 Error tolerant or streaming storage device Aug. 20, 2013
8510627 Method, system and device for monitoring error code of common public radio interface (CPRI) link Aug. 13, 2013
8489978 Error detection Jul. 16, 2013
8473806 Layered quasi-cyclic LDPC decoder with reduced-complexity circular shifter Jun. 25, 2013
8464145 Serial interface devices, systems and methods Jun. 11, 2013
8452919 Advanced memory device having improved performance, reduced power and increased reliability May. 28, 2013
8448045 Outer code error correction May. 21, 2013
8429514 Dynamic load balancing of distributed parity in a RAID array Apr. 23, 2013
8423878 Memory controller and memory system including the same having interface controllers generating parity bits Apr. 16, 2013
8402341 Method and system for providing low density parity check (LDPC) encoding and decoding Mar. 19, 2013
8402323 System and method for in-line error correction for storage systems Mar. 19, 2013
8397152 Method of detecting an attack by fault injection on a memory device, and corresponding memory device Mar. 12, 2013
8392779 Interface voltage adjustment based on error detection Mar. 5, 2013
8370705 System and method for calculating a checksum address while maintaining error correction information Feb. 5, 2013
8359528 Parity look-ahead scheme for tag cache memory Jan. 22, 2013
8356230 Apparatus to manage data stability and methods of storing and recovering data Jan. 15, 2013
8352812 Protecting data storage structures from intermittent errors Jan. 8, 2013
8347182 Ensuring data consistency Jan. 1, 2013
8341508 System for sending signals between modules Dec. 25, 2012
8327237 Multi-layer cyclic redundancy check code in wireless communication system Dec. 4, 2012
8327249 Soft error rate protection for memories Dec. 4, 2012
8307270 Advanced memory device having improved performance, reduced power and increased reliability Nov. 6, 2012
8291283 Layered quasi-cyclic LDPC decoder with reduced-complexity circular shifter Oct. 16, 2012
8255783 Apparatus, system and method for providing error protection for data-masking bits Aug. 28, 2012
8250452 Method and apparatus for embedded memory security Aug. 21, 2012
8239747 Nonvolatile memory devices that utilize error correction estimates to increase reliability of error detection and correction operations Aug. 7, 2012
8219879 Method for arranging memories of low-complexity LDPC decoder and low-complexity LDPC decoder using the same Jul. 10, 2012
8209114 Traffic information generating apparatus and traffic information generating method Jun. 26, 2012
8205133 Error corrector with a high use efficiency of a memory Jun. 19, 2012
8205143 Multi-layer cyclic redundancy check code in wireless communication system Jun. 19, 2012
8201067 Processor error checking for instruction data Jun. 12, 2012

1 2 3 4 5 6 7 8 9

  Recently Added Patents
Circuit arrangement for a piezo transformer, and method therefor
Liquid-level sensor
Potato cultivar F10
Organic semiconductor compound, semiconductor device, solar cell and producing method of organic semiconductor compound
3,7-diamino-10H-phenothiazine salts and their use
Light emitting device power supply circuit, and light emitting device driver circuit and control method thereof
Communication system and time synchronization method
  Randomly Featured Patents
Method of withdrawing elongate tubular members
All purpose abrasive non-woven pad/scrubber and a process for its manufacture
Sheet conveying apparatus and image forming apparatus
Adjusting mechanism for the rotational speed-dependent control of the injection instant of an injection pump of internal combustion engines
Patch antenna with polarization uniformity control
Object dispensing apparatus
Magnetic susceptibility control of superconducting materials in nuclear magnetic resonance (NMR) probes
Safety clip for protecting articles from theft
Interactive virtual image store window
Controller-based linked gaming machine bonus system