Resources Contact Us Home
Browse by Category: Main > Information Technology
Class Information
Number: 714/800
Name: Error detection/correction and fault detection/recovery > Pulse or data error handling > Error/fault detection technique > Parity bit
Description: Subject matter in which a redundant bit is added to a block of data bits.

Sub-classes under this class:

Class Number Class Name Patents
714/802 Even and odd parity 76
714/801 Parity generator or checker circuit detail 450
714/803 Parity prediction 49
714/804 Plural dimension parity check 161
714/805 Storage accessing (e.g., address parity check) 432

Patents under this class:
1 2 3 4 5 6 7 8 9 10 11 12 13

Patent Number Title Of Patent Date Issued
6446238 System and method for updating microcode stored in a non-volatile memory Sep. 3, 2002
6446237 Updating and reading data and parity blocks in a shared disk system Sep. 3, 2002
6437714 Channel encoding device and method for communication system Aug. 20, 2002
6430230 Methods of encoding payload bits for transmission Aug. 6, 2002
6427219 Method and apparatus for detecting and correcting errors using cyclic redundancy check Jul. 30, 2002
6408409 Method and apparatus for ring buffer flow error detection Jun. 18, 2002
6385754 Monitor and control system in transmission device May. 7, 2002
6378108 Parity checking circuit Apr. 23, 2002
6341362 Extended symbol Galois field error correcting device Jan. 22, 2002
6317805 Data transfer interface having protocol conversion device and upper, lower, middle machines: with middle machine arbitrating among lower machine side requesters including selective assembly/di Nov. 13, 2001
6313932 Multiplexed transmission of optical signals Nov. 6, 2001
6298398 Method to provide checking on data transferred through fibre channel adapter cards Oct. 2, 2001
6282690 Parity insertion with precoder feedback in a read channel Aug. 28, 2001
6279138 System for changing the parity structure of a raid array Aug. 21, 2001
RE37327 Method for reproducing compressed information data from a disk using a spatial frequency less than the track pitch Aug. 14, 2001
6275960 Self-test and correction of loss of charge errors in a flash memory, erasable and programmable by sectors thereof Aug. 14, 2001
6247157 Method of encoding data signals for storage Jun. 12, 2001
6243847 Parity insertion with precoder feedback in a PRML read channel Jun. 5, 2001
6216251 On-chip error detection and correction system for an embedded non-volatile memory array and method of operation Apr. 10, 2001
6199186 Screening for undetected errors in data transmission systems Mar. 6, 2001
6185718 Memory card design with parity and ECC for non-parity and non-ECC systems Feb. 6, 2001
6173429 Apparatus for providing error correction data in a digital data transfer system Jan. 9, 2001
6161208 Storage subsystem including an error correcting cache and means for performing memory to memory transfers Dec. 12, 2000
6144740 Method for designing public key cryptosystems against fault-based attacks with an implementation Nov. 7, 2000
6131176 On-the-fly data integrity transfer system handling mixed block sizes Oct. 10, 2000
6118703 Nonvolatile storage device and control method therefor Sep. 12, 2000
6097735 Signal processing apparatus capable of processing received signals of different bit rates Aug. 1, 2000
6067656 Method and apparatus for detecting soft errors in content addressable memory arrays May. 23, 2000
6065096 Integrated single chip dual mode raid controller May. 16, 2000
6052822 Fast destaging method using parity engine Apr. 18, 2000
6047069 Method and apparatus for preserving error correction capabilities during data encryption/decryption Apr. 4, 2000
6041426 Built in self test BIST for RAMS using a Johnson counter as a source of data Mar. 21, 2000
6009551 Optimum utilization of pseudorange and range rate corrections by SATPS receiver Dec. 28, 1999
5987585 One-chip microprocessor with error detection on the chip Nov. 16, 1999
5978957 Very fast pipelined shifter element with parity prediction Nov. 2, 1999
5974584 Parity checking in a real-time digital communications system Oct. 26, 1999
5966409 Data transmission unit Oct. 12, 1999
5961660 Method and apparatus for optimizing ECC memory performance Oct. 5, 1999
5951710 Method and apparatus for checking compressed data errors Sep. 14, 1999
5944851 Error concealment method and apparatus Aug. 31, 1999
5943287 Fault tolerant memory system Aug. 24, 1999
5938773 Sideband signaling with parity bit schemes Aug. 17, 1999
5940018 nB2P coding/decoding device Aug. 17, 1999
5912903 Method and system for quickly transferring data in a network having computers connected therewith Jun. 15, 1999
5903582 Memory circuit May. 11, 1999
5903581 Method of detecting and correcting transmission error of digital signals May. 11, 1999
5898711 Single event upset detection and protection in an integrated circuit Apr. 27, 1999
5896406 Shift register-based XOR accumulator engine for generating parity in a data processing system Apr. 20, 1999
5889934 Data validation system for a group of data storage disks Mar. 30, 1999
5883909 Method and apparatus for reducing data transfers across a memory bus of a disk array controller Mar. 16, 1999

1 2 3 4 5 6 7 8 9 10 11 12 13

  Recently Added Patents
Systems and methods for tracking mobile terrestrial terminals for satellite communications
Mobile advertising and compensation-verification system
System and methods for obstacle mapping and navigation
Inhibitors of the mevalonate pathway of Streptococcus pneumoniae
Scanned image projection system employing intermediate image plane
Display panel and gate driving circuit and driving method for gate driving circuit
Landscape post for solar and other light fixtures
  Randomly Featured Patents
Corner insert for edge strips used with modified electrodes for electrolytic processes
.alpha.-glycosyl-L-ascorbic acid, and it's preparation and uses
Corner hanger arrangement
Method and device for generating ultra-high pressure
Etching apparatus and methods
Hydraulic pump having cam driven, spring biased piston
Dual-loop spread-spectrum clock generator with master PLL and slave voltage-modulation-locked loop
Method for purification of hydrofluoric acid
Fluorescent proteins and related methods and compounds