Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Information Technology
Class Information
Number: 713/537
Name: Electrical computers and digital processing systems: support >
Description:










Sub-classes under this class:

Class Number Class Name Patents
713/ Electric signal modification (e.g., scrambling) (380/9) 0
713/1 Digital data processing system initialization or configuration (e.g., initializing, set up, configuration, or resetting) 4,010
713/100 Reconfiguration (e.g., changing system setting) 2,498
713/150 Multiple computer communication using cryptography 1,625
713/182 System access control based on user identification by cryptography 2,293
713/187 Computer program modification detection by cryptography 1,067
713/188 Computer virus detection by cryptography 1,064
713/189 Data processing protection using cryptography 2,889
713/300 Computer power control 5,147
713/375 Synchronization of plural processors 478
713/400 Synchronization of clock or timing signals, data, or pulses 2,026
713/500 Clock, pulse, or timing signal generation or analysis 1,846
713/600 Clock control of data processing system, component, or data transmission 1,514


Patents under this class:

Patent Number Title Of Patent Date Issued











 
 
  Recently Added Patents
Organic electroluminescence device
Reusing data in user run book automation
Inhibitors of human immunodeficiency virus replication
Power supply system for a data storage system and a method of controlling a power supply
Selective thermal treatment of medical instrument portions with thermal treatment system instrument holder
Transitional replacement of operations performed by a central hub
Image forming apparatus
  Randomly Featured Patents
Skateboard shelf
Deposit of coins into a financial account
Process for making silica powder and use of such powder in the manufacture of an optical fiber preform
Slat assembly and curtain for rolling door
Binder with elastic gusset
Loading device
Multibeam adaptive array
Recipe cascading in a wafer processing system
Semiconductor memory array having sublithographic spacing between adjacement trenches and method for making the same
Folding grip