 |
|
 |
| |
 |
|
Class Information
Number: 712/241
Name: Electrical computers and digital processing systems: processing architectures and instruction processing (e.g., processors) > Processing control > Branching (e.g., delayed branch, loop control, branch predict, interrupt) > Loop execution
Description: Subject matter including means or steps for controlling an execution of a program loop.
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7617496 |
Macroscalar processor architecture |
Nov. 10, 2009 |
| 7590831 |
Loop accelerator and data processing system having the same |
Sep. 15, 2009 |
| 7571305 |
Reusing a buffer memory as a microcache for program instructions of a detected program loop |
Aug. 4, 2009 |
| 7558948 |
Method for providing zero overhead looping using carry chain masking |
Jul. 7, 2009 |
| 7530063 |
Method and system for code modification based on cache structure |
May. 5, 2009 |
| 7529917 |
Method and apparatus for interrupt handling during loop processing in reconfigurable coarse grained array |
May. 5, 2009 |
| 7526637 |
Adaptive execution method for multithreaded processor-based parallel system |
Apr. 28, 2009 |
| 7502029 |
Instruction folding mechanism, method for performing the same and pixel processing system employing the same |
Mar. 10, 2009 |
| 7478227 |
Apparatus and method for optimizing loop buffer in reconfigurable processor |
Jan. 13, 2009 |
| 7475393 |
Method and apparatus for parallel computations with incomplete input operands |
Jan. 6, 2009 |
| 7475231 |
Loop detection and capture in the instruction queue |
Jan. 6, 2009 |
| 7447887 |
Multithread processor |
Nov. 4, 2008 |
| 7447886 |
System for expanded instruction encoding and method thereof |
Nov. 4, 2008 |
| 7437544 |
Data processing apparatus and method for executing a sequence of instructions including a multiple iteration instruction |
Oct. 14, 2008 |
| 7437719 |
Combinational approach for developing building blocks of DSP compiler |
Oct. 14, 2008 |
| 7434031 |
Execution displacement read-write alias prediction |
Oct. 7, 2008 |
| 7428632 |
Branch prediction mechanism using a branch cache memory and an extended pattern cache |
Sep. 23, 2008 |
| 7406590 |
Methods and apparatus for early loop bottom detection in digital signal processors |
Jul. 29, 2008 |
| 7401205 |
High performance RISC instruction set digital signal processor having circular buffer and looping controls |
Jul. 15, 2008 |
| 7395531 |
Framework for efficient code generation using loop peeling for SIMD loop code with multiple misaligned statements |
Jul. 1, 2008 |
| 7395419 |
Macroscalar processor architecture |
Jul. 1, 2008 |
| 7380112 |
Processor and compiler for decoding an instruction and executing the decoded instruction with conditional execution flags |
May. 27, 2008 |
| 7370136 |
Efficient and flexible sequencing of data processing units extending VLIW architecture |
May. 6, 2008 |
| 7366885 |
Method for optimizing loop control of microcoded instructions |
Apr. 29, 2008 |
| 7346763 |
Processor instruction with repeated execution code |
Mar. 18, 2008 |
| 7330964 |
Microprocessor with independent SIMD loop buffer |
Feb. 12, 2008 |
| 7328329 |
Controlling processing of data stream elements using a set of specific function units |
Feb. 5, 2008 |
| 7302557 |
Method and apparatus for modulo scheduled loop execution in a processor architecture |
Nov. 27, 2007 |
| 7290123 |
System, device and method of maintaining in an array loop iteration data related to branch entries of a loop detector |
Oct. 30, 2007 |
| 7278013 |
Apparatus having a cache and a loop buffer |
Oct. 2, 2007 |
| 7272704 |
Hardware looping mechanism and method for efficient execution of discontinuity instructions |
Sep. 18, 2007 |
| 7249248 |
Method, apparatus, and system for variable increment multi-index looping operations |
Jul. 24, 2007 |
| 7237229 |
Debugging aid parallel execution of a plurality of iterations with source lists display corresponding to each iteration |
Jun. 26, 2007 |
| 7206927 |
Pipelined processor method and circuit with interleaving of iterative operations |
Apr. 17, 2007 |
| 7194610 |
Processor and pipeline reconfiguration control method |
Mar. 20, 2007 |
| 7178013 |
Repeat function for processing of repetitive instruction streams |
Feb. 13, 2007 |
| 7171544 |
Run-time parallelization of loops in computer programs by access patterns |
Jan. 30, 2007 |
| 7165254 |
Thread switch upon spin loop detection by threshold count of spin lock reading load instruction |
Jan. 16, 2007 |
| 7162620 |
Methods and apparatus for multi-processing execution of computer instructions |
Jan. 9, 2007 |
| 7159103 |
Zero-overhead loop operation in microprocessor having instruction buffer |
Jan. 2, 2007 |
| 7136989 |
Parallel computation processor, parallel computation control method and program thereof |
Nov. 14, 2006 |
| 7136992 |
Method and apparatus for a stew-based loop predictor |
Nov. 14, 2006 |
| 7130991 |
Method and apparatus for loop detection utilizing multiple loop counters and a branch promotion scheme |
Oct. 31, 2006 |
| 7120907 |
Unrolling loops with partial hot traces |
Oct. 10, 2006 |
| 7100156 |
Interprocedural dead store elimination |
Aug. 29, 2006 |
| 7093112 |
Method and apparatus for caching short program loops within an instruction FIFO |
Aug. 15, 2006 |
| 7085916 |
Efficient instruction prefetch mechanism employing selective validity of cached instructions for digital signal processor and method of operation thereof |
Aug. 1, 2006 |
| 7080240 |
Data processing apparatus |
Jul. 18, 2006 |
| 7080239 |
Loop control circuit and loop control method |
Jul. 18, 2006 |
| 7065636 |
Hardware loops and pipeline system using advanced generation of loop parameters |
Jun. 20, 2006 |
|
|
|
 |
|
 |
|
| |
Randomly Featured Patents |
|
