| |
 |
|
Class Information
Number: 712/239
Name: Electrical computers and digital processing systems: processing architectures and instruction processing (e.g., processors) > Processing control > Branching (e.g., delayed branch, loop control, branch predict, interrupt) > Conditional branching > Branch prediction
Description: Subject matter including means or steps for attempting to theorize or guess an outcome of a branch before such outcome can be determined.
Sub-classes under this class:
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7617387 |
Methods and system for resolving simultaneous predicted branch instructions |
Nov. 10, 2009 |
| 7613910 |
Information processing apparatus, method, and computer-readable recording medium for replacing an entry in a memory device |
Nov. 3, 2009 |
| 7610474 |
Mechanism for hardware tracking of return address after tail call elimination of return-type instruction |
Oct. 27, 2009 |
| 7600102 |
Condition bits for controlling branch processing |
Oct. 6, 2009 |
| 7590830 |
Method and structure for concurrent branch prediction in a processor |
Sep. 15, 2009 |
| 7577827 |
Data processor with multi-command instruction words |
Aug. 18, 2009 |
| 7552314 |
Fetching all or portion of instructions in memory line up to branch instruction based on branch prediction and size indicator stored in branch target buffer indexed by fetch address |
Jun. 23, 2009 |
| 7533252 |
Overriding a static prediction with a level-two predictor |
May. 12, 2009 |
| 7529914 |
Method and apparatus for speculative execution of uncontended lock instructions |
May. 5, 2009 |
| 7526760 |
Methods for implementing virtual method invocation with shared code |
Apr. 28, 2009 |
| 7523298 |
Polymorphic branch predictor and method with selectable mode of prediction |
Apr. 21, 2009 |
| 7519777 |
Methods, systems and computer program products for concomitant pair prefetching |
Apr. 14, 2009 |
| 7519798 |
Utilizing a branch predictor outcome to decide whether to fetch or not to fetch from a branch target buffer |
Apr. 14, 2009 |
| 7516313 |
Predicting contention in a processor |
Apr. 7, 2009 |
| 7509472 |
Collapsible front-end translation for instruction fetch |
Mar. 24, 2009 |
| 7496916 |
Service and recovery using multi-flow redundant request processing |
Feb. 24, 2009 |
| 7493447 |
System and method for caching sequential programs |
Feb. 17, 2009 |
| 7493607 |
Statically speculative compilation and execution |
Feb. 17, 2009 |
| 7490229 |
Storing results of resolvable branches during speculative execution to predict branches during non-speculative execution |
Feb. 10, 2009 |
| 7487340 |
Local and global branch prediction information storage |
Feb. 3, 2009 |
| 7487334 |
Branch encoding before instruction cache write |
Feb. 3, 2009 |
| 7487333 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
Feb. 3, 2009 |
| 7484042 |
Data processing system and method for predictively selecting a scope of a prefetch operation |
Jan. 27, 2009 |
| 7472263 |
Method and apparatus for prediction handling multiple branches simultaneously |
Dec. 30, 2008 |
| 7472264 |
Predicting a jump target based on a program counter and state information for a process |
Dec. 30, 2008 |
| 7461211 |
System, apparatus and method for generating nonsequential predictions to access a memory |
Dec. 2, 2008 |
| 7461243 |
Deferred branch history update scheme |
Dec. 2, 2008 |
| 7454596 |
Method and apparatus for partitioned pipelined fetching of multiple execution threads |
Nov. 18, 2008 |
| 7454602 |
Pipeline having bifurcated global branch history buffer for indexing branch history table per instruction fetch group |
Nov. 18, 2008 |
| 7447881 |
Branch prediction apparatus and method |
Nov. 4, 2008 |
| 7447885 |
Reading prediction outcomes within a branch prediction mechanism |
Nov. 4, 2008 |
| 7447884 |
Multi-table branch prediction circuit for predicting a branch's target address based on the branch's delay slot instruction address |
Nov. 4, 2008 |
| 7428632 |
Branch prediction mechanism using a branch cache memory and an extended pattern cache |
Sep. 23, 2008 |
| 7426631 |
Methods and systems for storing branch information in an address table of a processor |
Sep. 16, 2008 |
| 7424578 |
Computer system, compiler apparatus, and operating system |
Sep. 9, 2008 |
| 7421572 |
Branch instruction for processor with branching dependent on a specified bit in a register |
Sep. 2, 2008 |
| 7404070 |
Branch prediction combining static and dynamic prediction techniques |
Jul. 22, 2008 |
| 7380110 |
Branch prediction structure with branch direction entries that share branch prediction qualifier entries |
May. 27, 2008 |
| 7380111 |
Out-of-order processing with predicate prediction and validation with correct RMW partial write new predicate register values |
May. 27, 2008 |
| 7346737 |
Cache system having branch target address cache |
Mar. 18, 2008 |
| 7343481 |
Branch prediction in a data processing system utilizing a cache of previous static predictions |
Mar. 11, 2008 |
| 7337271 |
Context look ahead storage structures |
Feb. 26, 2008 |
| 7334115 |
Detection, recovery and prevention of bogus branches |
Feb. 19, 2008 |
| 7334143 |
Computer power conservation apparatus and method that enables less speculative execution during light processor load based on a branch confidence threshold value |
Feb. 19, 2008 |
| 7320066 |
Branch predicting apparatus and branch predicting method |
Jan. 15, 2008 |
| 7302380 |
Simulation apparatus, method and program |
Nov. 27, 2007 |
| 7302556 |
Method, apparatus and computer program product for implementing level bias function for branch prediction control for generating test simulation vectors |
Nov. 27, 2007 |
| 7293265 |
Methods and apparatus to perform return-address prediction |
Nov. 6, 2007 |
| 7293164 |
Autonomic method and apparatus for counting branch instructions to generate branch statistics meant to improve branch predictions |
Nov. 6, 2007 |
| 7266676 |
Method and apparatus for branch prediction based on branch targets utilizing tag and data arrays |
Sep. 4, 2007 |
|
|
|
