 |
|
 |
| |
 |
|
Class Information
Number: 712/203
Name: Electrical computers and digital processing systems: processing architectures and instruction processing (e.g., processors) > Architecture based instruction processing > Multiprocessor instruction
Description: Subject matter including processing of an instruction specific for a plural processor computer architecture.
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7516323 |
Security management system in parallel processing system by OS for single processors |
Apr. 7, 2009 |
| 7509484 |
Handling cache misses by selectively flushing the pipeline |
Mar. 24, 2009 |
| 7500240 |
Apparatus and method for scheduling threads in multi-threading processors |
Mar. 3, 2009 |
| 7493448 |
Prevention of conflicting cache hits without an attendant increase in hardware |
Feb. 17, 2009 |
| 7484076 |
Executing an SIMD instruction requiring P operations on an execution unit that performs Q operations at a time (Q<P) |
Jan. 27, 2009 |
| 7475397 |
Methods and apparatus for providing a remote serialization guarantee |
Jan. 6, 2009 |
| 7436559 |
Load assignment in image processing by parallel processing |
Oct. 14, 2008 |
| 7404048 |
Inter-cluster communication module using the memory access network |
Jul. 22, 2008 |
| 7395408 |
Parallel execution processor and instruction assigning making use of group number in processing elements |
Jul. 1, 2008 |
| 7395412 |
Apparatus and method for extending data modes in a microprocessor |
Jul. 1, 2008 |
| 7373640 |
Technique for dynamically restricting thread concurrency without rewriting thread code |
May. 13, 2008 |
| 7302551 |
Suppression of store checking |
Nov. 27, 2007 |
| 7302548 |
System and method for communicating in a multi-processor environment |
Nov. 27, 2007 |
| 7249352 |
Apparatus and method for removing elements from a linked list |
Jul. 24, 2007 |
| 7243333 |
Method and apparatus for creating and executing integrated executables in a heterogeneous architecture |
Jul. 10, 2007 |
| 7225431 |
Method and apparatus for setting breakpoints when debugging integrated executables in a heterogeneous architecture |
May. 29, 2007 |
| 7222332 |
Method and apparatus for overlay management within an integrated executable for a heterogeneous architecture |
May. 22, 2007 |
| 7152124 |
Method and system for maintaining temporal consistency of resources and data in a multiple-processor packet switch |
Dec. 19, 2006 |
| 7137109 |
System and method for managing access to a controlled space in a simulator environment |
Nov. 14, 2006 |
| 7111132 |
Parallel processing apparatus, system, and method utilizing correlated data value pairs |
Sep. 19, 2006 |
| 7096344 |
Processor for improving instruction utilization using multiple parallel processors and computer system equipped with the processor |
Aug. 22, 2006 |
| 7079147 |
System and method for cooperative operation of a processor and coprocessor |
Jul. 18, 2006 |
| 7080362 |
Java virtual machine hardware for RISC and CISC processors |
Jul. 18, 2006 |
| 7073048 |
Cascaded microcomputer array and method |
Jul. 4, 2006 |
| 7055019 |
Matched instruction set processor systems and method, system, and apparatus to efficiently design and implement matched instruction set processor systems by mapping system designs to re-config |
May. 30, 2006 |
| 7000051 |
Apparatus and method for virtualizing interrupts in a logically partitioned computer system |
Feb. 14, 2006 |
| 6976249 |
Method for embedding object codes in source codes |
Dec. 13, 2005 |
| 6940864 |
Network access traffic sorter |
Sep. 6, 2005 |
| 6922736 |
Computer system and data processing method |
Jul. 26, 2005 |
| 6912647 |
Apparatus and method for creating instruction bundles in an explicitly parallel architecture |
Jun. 28, 2005 |
| 6877084 |
Central processing unit (CPU) accessing an extended register set in an extended register mode |
Apr. 5, 2005 |
| 6842728 |
Time-multiplexing data between asynchronous clock domains within cycle simulation and emulation environments |
Jan. 11, 2005 |
| 6834385 |
System and method for utilizing dispatch queues in a multiprocessor data processing system |
Dec. 21, 2004 |
| 6785892 |
Communications between partitioned host processors and management processor |
Aug. 31, 2004 |
| 6763449 |
Operation-processing apparatus |
Jul. 13, 2004 |
| 6745320 |
Data processing apparatus |
Jun. 1, 2004 |
| 6745384 |
Anticipatory optimization with composite folding |
Jun. 1, 2004 |
| 6704833 |
Atomic transfer of a block of data |
Mar. 9, 2004 |
| 6681317 |
Method and apparatus to provide advanced load ordering |
Jan. 20, 2004 |
| 6658560 |
Program translator and processor |
Dec. 2, 2003 |
| 6564179 |
DSP emulating a microcontroller |
May. 13, 2003 |
| 6564313 |
System and method for efficient instruction prefetching based on loop periods |
May. 13, 2003 |
| 6532487 |
Method and system for managing semaphores in an object-oriented multi-tasking computer system |
Mar. 11, 2003 |
| 6516403 |
System for synchronizing use of critical sections by multiple processors using the corresponding flag bits in the communication registers and access control register |
Feb. 4, 2003 |
| 6477638 |
Synchronized instruction advancement through CPU and FPU pipelines |
Nov. 5, 2002 |
| 6466988 |
Multiprocessor synchronization and coherency control system |
Oct. 15, 2002 |
| 6424870 |
Parallel processor |
Jul. 23, 2002 |
| 6353829 |
Method and system for memory allocation in a multiprocessing environment |
Mar. 5, 2002 |
| 6314485 |
Automatic status register |
Nov. 6, 2001 |
| 6311265 |
Apparatuses and methods for programming parallel computers |
Oct. 30, 2001 |
|
|
|
 |
|
 |
|
| |
Randomly Featured Patents |
|