| |
 |
|
Class Information
Number: 712/200
Name: Electrical computers and digital processing systems: processing architectures and instruction processing (e.g., processors) > Architecture based instruction processing
Description: Subject matter including instruction data processing for particular processor architectures.
Sub-classes under this class:
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7620798 |
Latency tolerant pipeline synchronization |
Nov. 17, 2009 |
| 7620803 |
Data processing device and electronic equipment using pipeline control |
Nov. 17, 2009 |
| 7610475 |
Programmable logic configuration for instruction extensions |
Oct. 27, 2009 |
| 7590823 |
Method and system for handling an instruction not supported in a coprocessor formed using configurable logic |
Sep. 15, 2009 |
| 7584343 |
Data reordering processor and method for use in an active memory device |
Sep. 1, 2009 |
| 7584150 |
Recording method, recording medium, and recording system |
Sep. 1, 2009 |
| 7571300 |
Modular distributive arithmetic logic unit |
Aug. 4, 2009 |
| 7562209 |
Supporting different instruction set architectures during run time |
Jul. 14, 2009 |
| 7543288 |
Reduced instruction set for Java virtual machines |
Jun. 2, 2009 |
| 7533246 |
Application program execution enhancing instruction set generation for coprocessor and code conversion with marking for function call translation |
May. 12, 2009 |
| 7500084 |
Multifunction hexadecimal instruction form |
Mar. 3, 2009 |
| 7487332 |
Method and apparatus for binding shadow registers to vectored interrupts |
Feb. 3, 2009 |
| 7487331 |
Programming a digital processor with a single connection |
Feb. 3, 2009 |
| 7478223 |
Symbol parsing architecture |
Jan. 13, 2009 |
| 7464252 |
Programmable processor and system for partitioned floating-point multiply-add operation |
Dec. 9, 2008 |
| 7454570 |
Efficient memory update process for on-the-fly instruction translation for well behaved applications executing on a weakly-ordered processor |
Nov. 18, 2008 |
| 7450131 |
Memory layout for re-ordering instructions using pointers |
Nov. 11, 2008 |
| 7444488 |
Method and programmable unit for bit field shifting |
Oct. 28, 2008 |
| 7437536 |
Systems and methods for task migration |
Oct. 14, 2008 |
| 7434028 |
Hardware stack having entries with a data portion and associated counter |
Oct. 7, 2008 |
| RE40509 |
Methods and apparatus for abbreviated instruction sets adaptable to configurable processor architecture |
Sep. 16, 2008 |
| 7415042 |
System and method for dynamic information retrieval using a state machine |
Aug. 19, 2008 |
| 7415596 |
Parser table/production rule table configuration using CAM and SRAM |
Aug. 19, 2008 |
| 7409532 |
Method and apparatus for extending operations of an application in a data processing system |
Aug. 5, 2008 |
| 7406584 |
IC comprising network of microprocessors communicating data messages along asynchronous channel segments using ports including validity and accept signal registers and with split / join capabi |
Jul. 29, 2008 |
| 7403835 |
Device and method for programming an industrial robot |
Jul. 22, 2008 |
| 7398276 |
Parallel predictive compression and access of a sequential list of executable instructions |
Jul. 8, 2008 |
| 7395411 |
Methods and apparatus for improving processing performance by controlling latch points |
Jul. 1, 2008 |
| 7395082 |
Method and system for handling events in an application framework for a wireless device |
Jul. 1, 2008 |
| 7392344 |
Data-processing system and method for supporting varying sizes of cache memory |
Jun. 24, 2008 |
| 7383425 |
Massively reduced instruction set processor |
Jun. 3, 2008 |
| 7380105 |
Prediction based instruction steering to wide or narrow integer cluster and narrow address generation |
May. 27, 2008 |
| 7376807 |
Data processing system having address translation bypass and method therefor |
May. 20, 2008 |
| 7373143 |
Adaptive radio patch interface system |
May. 13, 2008 |
| 7353337 |
Reducing cache effects of certain code pieces |
Apr. 1, 2008 |
| 7353516 |
Data flow control for adaptive integrated circuitry |
Apr. 1, 2008 |
| 7346430 |
Image transmission device and method, transmitting device and method, receiving device and method, and robot apparatus |
Mar. 18, 2008 |
| 7343479 |
Method and apparatus for implementing two architectures in a chip |
Mar. 11, 2008 |
| 7340591 |
Providing parallel operand functions using register file and extra path storage |
Mar. 4, 2008 |
| 7340587 |
Information processing apparatus, microcomputer, and electronic computer |
Mar. 4, 2008 |
| 7340589 |
Shift prefix instruction decoder for modifying register information necessary for decoding the target instruction |
Mar. 4, 2008 |
| 7322032 |
Methods and apparatus for scheduling operation of a data source |
Jan. 22, 2008 |
| 7313646 |
Interfacing of functional modules in an on-chip system |
Dec. 25, 2007 |
| 7313672 |
Intellectual property module for system-on-chip |
Dec. 25, 2007 |
| 7308561 |
Fast, scalable pattern-matching engine |
Dec. 11, 2007 |
| 7305541 |
Compression of program instructions using advanced sequential correlation |
Dec. 4, 2007 |
| 7302550 |
Stack of variable length operands and method for use |
Nov. 27, 2007 |
| 7299341 |
Embedded system with instruction prefetching device, and method for fetching instructions in embedded systems |
Nov. 20, 2007 |
| 7293177 |
Preventing virus infection in a computer system |
Nov. 6, 2007 |
| 7284114 |
Video processing system with reconfigurable instructions |
Oct. 16, 2007 |
|
|
|
