| |
 |
|
Class Information
Number: 712/10
Name: Electrical computers and digital processing systems: processing architectures and instruction processing (e.g., processors) > Processing architecture > Array processor
Description: Subject matter comprising four or more identical processing elements (e.g., cells) joined in a two-dimensional or higher arrangement.
Sub-classes under this class:
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7191310 |
Parallel processor and image processing apparatus adapted for nonlinear processing through selection via processor element numbers |
Mar. 13, 2007 |
| 7181593 |
Active memory command engine and method |
Feb. 20, 2007 |
| 7174014 |
Method and system for performing permutations with bit permutation instructions |
Feb. 6, 2007 |
| 7167976 |
Interface for integrating reconfigurable processors into a general purpose computing system |
Jan. 23, 2007 |
| 7155602 |
Interface for integrating reconfigurable processors into a general purpose computing system |
Dec. 26, 2006 |
| 7149875 |
Data reordering processor and method for use in an active memory device |
Dec. 12, 2006 |
| 7120903 |
Data processing apparatus and method for generating the data of an object program for a parallel operation apparatus |
Oct. 10, 2006 |
| 7107361 |
Coupled computers and a method of coupling computers |
Sep. 12, 2006 |
| 7107363 |
Microprocessor having bandwidth management for computing applications and related method of managing bandwidth allocation |
Sep. 12, 2006 |
| 7092526 |
Method and system for performing subword permutation instructions for use in two-dimensional multimedia processing |
Aug. 15, 2006 |
| 7085935 |
Managing a secure environment using a chipset in isolated execution mode |
Aug. 1, 2006 |
| 7082610 |
Method and apparatus for exception handling in a multi-processing environment |
Jul. 25, 2006 |
| 7069372 |
Processor having systolic array pipeline for processing data packets |
Jun. 27, 2006 |
| 7053895 |
Image processing apparatus, image processing method, control program and recording medium |
May. 30, 2006 |
| 7035991 |
Surface computer and computing method using the same |
Apr. 25, 2006 |
| 7031994 |
Matrix transposition in a computer system |
Apr. 18, 2006 |
| 7028145 |
Protocol processor intended for the execution of a collection of instructions in a reduced number of operations |
Apr. 11, 2006 |
| 7017158 |
Multi-processor system, data processing system, data processing method, and computer program |
Mar. 21, 2006 |
| 7010667 |
Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity |
Mar. 7, 2006 |
| 7007155 |
Digital signal processor for wireless baseband processing |
Feb. 28, 2006 |
| 7007128 |
Multiprocessor data processing system having a data routing mechanism regulated through control communication |
Feb. 28, 2006 |
| 7000022 |
Flow of streaming data through multiple processing modules |
Feb. 14, 2006 |
| 6993764 |
Buffered coscheduling for parallel programming and enhanced fault tolerance |
Jan. 31, 2006 |
| 6986020 |
Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA controller |
Jan. 10, 2006 |
| 6973508 |
Highly versatile process control system controller |
Dec. 6, 2005 |
| 6971043 |
Apparatus and method for accessing a mass storage device in a fault-tolerant server |
Nov. 29, 2005 |
| 6970196 |
High-speed vision sensor with image processing function |
Nov. 29, 2005 |
| 6959372 |
Processor cluster architecture and associated parallel processing methods |
Oct. 25, 2005 |
| 6944683 |
Methods and apparatus for providing data transfer control |
Sep. 13, 2005 |
| 6940496 |
Display module driving system and digital to analog converter for driving display |
Sep. 6, 2005 |
| 6933942 |
Display apparatus in which recovery time is short in fault occurrence |
Aug. 23, 2005 |
| 6912608 |
Methods and apparatus for pipelined bus |
Jun. 28, 2005 |
| 6901359 |
High speed software driven emulator comprised of a plurality of emulation processors with a method to allow high speed bulk read/write operation synchronous DRAM while refreshing the memory |
May. 31, 2005 |
| 6901491 |
Method and apparatus for integration of communication links with a remote direct memory access protocol |
May. 31, 2005 |
| 6898691 |
Rearranging data between vector and matrix forms in a SIMD matrix processor |
May. 24, 2005 |
| 6895452 |
Tightly coupled and scalable memory and execution unit architecture |
May. 17, 2005 |
| 6873287 |
Signal processing arrangement |
Mar. 29, 2005 |
| 6862548 |
Methods and circuits for measuring clock skew on programmable logic devices |
Mar. 1, 2005 |
| 6859869 |
Data processing system |
Feb. 22, 2005 |
| 6834295 |
Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA controller |
Dec. 21, 2004 |
| 6826645 |
Apparatus and a method to provide higher bandwidth or processing power on a bus |
Nov. 30, 2004 |
| 6801202 |
Graphics system configured to parallel-process graphics data using multiple pipelines |
Oct. 5, 2004 |
| 6799194 |
Processing apparatus for performing preconditioning process through multilevel block incomplete factorization |
Sep. 28, 2004 |
| 6791551 |
Synchronization of vertical retrace for multiple participating graphics computers |
Sep. 14, 2004 |
| 6782463 |
Shared memory array |
Aug. 24, 2004 |
| 6769056 |
Methods and apparatus for manifold array processing |
Jul. 27, 2004 |
| 6751723 |
Field programmable gate array and microcontroller system-on-a-chip |
Jun. 15, 2004 |
| 6751721 |
Broadcast invalidate scheme |
Jun. 15, 2004 |
| 6738891 |
Array type processor with state transition controller identifying switch configuration and processing element instruction address |
May. 18, 2004 |
| 6738840 |
Arrangement with a plurality of processors having an interface for a collective memory |
May. 18, 2004 |
|
|
|