Resources Contact Us Home
Browse by Category: Main > Information Technology
Class Information
Number: 711/5
Name: Electrical computers and digital processing systems: memory > Addressing combined with specific memory configuration or system > For multiple memory modules (e.g., banks, interleaved memory)
Description: Subject matter wherein logical addresses are determined and mapped (e.g., interleaving) across different physical memory

Patents under this class:

Patent Number Title Of Patent Date Issued
7489571 Semiconductor device for switching a defective memory cell bit of data to replacement data on the output data line Feb. 10, 2009
7487332 Method and apparatus for binding shadow registers to vectored interrupts Feb. 3, 2009
7487318 Managing write-to-read turnarounds in an early read after write memory system Feb. 3, 2009
7487301 Method and system for accelerated access to a memory Feb. 3, 2009
7480781 Apparatus and method to merge and align data from distributed memory controllers Jan. 20, 2009
7480759 System, method and storage medium for providing data caching and data compression in a memory subsystem Jan. 20, 2009
7478213 Off-chip micro control and interface in a multichip integrated memory system Jan. 13, 2009
7475259 Multiple nonvolatile memories Jan. 6, 2009
7475205 System for inventory control of an automated data storage library Jan. 6, 2009
7475187 High-speed interface circuit for semiconductor memory chips and memory system including the same Jan. 6, 2009
7472255 Method for addressing a symbol in a memory and device for processing symbols Dec. 30, 2008
7467139 Library lock management Dec. 16, 2008
7460545 Enhanced SDRAM bandwidth usage and memory management for TDM traffic Dec. 2, 2008
7457937 Method and system for implementing low overhead memory access in transpose operations Nov. 25, 2008
7454555 Apparatus and method including a memory device having multiple sets of memory banks with duplicated data emulating a fast access time, fixed latency memory device Nov. 18, 2008
7453752 Method for hiding a refresh in a pseudo-static memory with plural DRAM sub-arrays and an on-board address decoder Nov. 18, 2008
7451282 System and method for storing a sequential data stream Nov. 11, 2008
7447830 Information processing system and memory controller for controlling operation of memories Nov. 4, 2008
7444458 Method for assigning addresses to memory devices Oct. 28, 2008
7437571 Dedicated nonvolatile memory Oct. 14, 2008
7436728 Fast random access DRAM management method including a method of comparing the address and suspending and storing requests Oct. 14, 2008
7433992 Command controlling different operations in different chips Oct. 7, 2008
7433429 De-interleaver method and system Oct. 7, 2008
7426603 Memory bus arbitration using memory bank readiness Sep. 16, 2008
7424573 Information processing apparatus, method, and program for formatting multiple recording media integrated as one Sep. 9, 2008
7421564 Incrementing successive write operations to a plurality of memory devices Sep. 2, 2008
7421548 Memory system and method for two step memory write operations Sep. 2, 2008
7418540 Memory controller with command queue look-ahead Aug. 26, 2008
7417883 I/O data interconnect reuse as repeater Aug. 26, 2008
7415567 Memory hub bypass circuit and method Aug. 19, 2008
7415565 Methods and systems for a storage system with a program-controlled switch for routing data Aug. 19, 2008
7409492 Storage system using flash memory modules logically grouped for wear-leveling and RAID Aug. 5, 2008
7406564 Distributed FIFO Jul. 29, 2008
7404060 Apparatus, program, and method for managing usage of memory Jul. 22, 2008
7404057 System and method for enhancing read performance of a memory storage system including fully buffered dual in-line memory modules Jul. 22, 2008
7404050 Method of operating a memory device, memory module, and a memory device comprising the memory module Jul. 22, 2008
7404048 Inter-cluster communication module using the memory access network Jul. 22, 2008
7404047 Method and apparatus to improve multi-CPU system performance for accesses to memory Jul. 22, 2008
7404036 Rebalancing of striped disk data Jul. 22, 2008
7401177 Data storage device, data storage control apparatus, data storage control method, and data storage control program Jul. 15, 2008
7401176 Method and system for fast access to stack memory Jul. 15, 2008
7401169 Counter updating system using an update mechanism and different counter utilization mechanism Jul. 15, 2008
7401124 Apparatus and method to write information to two geographically separated virtual tape servers Jul. 15, 2008
7392339 Partial bank DRAM precharge Jun. 24, 2008
7392337 System, method and storage medium for a memory subsystem command interface Jun. 24, 2008
7389387 Distributed memory module cache writeback Jun. 17, 2008
7386651 System, method, and apparatus for efficiently storing macroblocks Jun. 10, 2008
7386596 High performance storage access environment Jun. 10, 2008
7383416 Method for setting a second rank address from a first rank address in a memory module Jun. 3, 2008
7380048 System and method for managing data in memory for reducing power consumption May. 27, 2008

  Recently Added Patents
Control strategies for a multi-mode drive system
Mirror elements for EUV lithography and production methods therefor
Preferential selection of candidates for delta compression
Light-emitting device package and method of manufacturing the same
Mold for nanoimprinting, its production process, and processes for producing molded resin having fine concavo-convex structure on its surface and wire-grid polarizer
Monitoring of undesirable fluid ingress into subsea control modules
Segmentation of a product markup image based on color and color differences
  Randomly Featured Patents
Covering bag for an artificial anus outfit and a wearing device for the artificial anus outfit
Blower having fan oriented perpendicular to discharge nozzle
System and method for the assertion and identification of rights information in an analog video signal
Shaving razors
Power supply having tuned radio frequency circuit
Facsimile apparatus, and facsimile transmission means, and facsimile transmission method
Packet communication node apparatus for authenticating extension module
Novel steroids
Footwear upper