Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Information Technology
Class Information
Number: 711/5
Name: Electrical computers and digital processing systems: memory > Addressing combined with specific memory configuration or system > For multiple memory modules (e.g., banks, interleaved memory)
Description: Subject matter wherein logical addresses are determined and mapped (e.g., interleaving) across different physical memory










Patents under this class:

Patent Number Title Of Patent Date Issued
8370558 Apparatus and method to merge and align data from distributed memory controllers Feb. 5, 2013
8370557 Pseudo dual-port SRAM and a shared memory switch using multiple memory banks and a sideband memory Feb. 5, 2013
8364916 Method and apparatus for implementing interleaving and de-interleaving at second time Jan. 29, 2013
8364882 System and method for executing full and partial writes to DRAM in a DIMM configuration Jan. 29, 2013
8364881 Flash memory controller and methods of programming and reading flash memory devices using the controller Jan. 29, 2013
8359423 Using LPDDR1 bus as transport layer to communicate to flash Jan. 22, 2013
8352429 Systems and methods for managing portions of files in multi-tier storage systems Jan. 8, 2013
8347026 Memory device and memory device control method Jan. 1, 2013
8347020 Memory access controller, systems, and methods for optimizing memory access times Jan. 1, 2013
8341328 Method and system for local memory addressing in single instruction, multiple data computer system Dec. 25, 2012
8332701 Address generation apparatus and method for quadratic permutation polynomial interleaver de-interleaver Dec. 11, 2012
8332569 Nonvolatile memory system using data interleaving scheme Dec. 11, 2012
8327058 Method and system for routing data in a parallel turbo decoder Dec. 4, 2012
8327057 Ordering write bursts to memory Dec. 4, 2012
8321652 Process and method for logical-to-physical address mapping using a volatile memory device in solid state disks Nov. 27, 2012
8296556 System and method for processing booting failure of system Oct. 23, 2012
8296529 Write-once optical disc and method for recording management information thereon Oct. 23, 2012
8291174 Memory device and method having on-board address protection system for facilitating interface with multiple processors, and computer system using same Oct. 16, 2012
8291167 System and method for writing cache data and system and method for reading cache data Oct. 16, 2012
8291157 Concurrent refresh in cache memory Oct. 16, 2012
8289760 Multi-mode memory device and method having stacked memory dice, a logic die and a command processing circuit and operating in direct and indirect modes Oct. 16, 2012
8285914 Banked memory arbiter for control memory Oct. 9, 2012
8281100 System and method for controlling timing of copy start Oct. 2, 2012
8281062 Portable storage device supporting file segmentation and multiple transfer rates Oct. 2, 2012
8275936 Load reduction system and method for DIMM-based memory systems Sep. 25, 2012
8266372 High bandwidth memory interface Sep. 11, 2012
8259339 Image forming apparatus Sep. 4, 2012
8254992 Wireless docking system and pairing protocol for multiple dock environments Aug. 28, 2012
8250330 Memory controller having tables mapping memory addresses to memory modules Aug. 21, 2012
8250297 High bandwidth memory interface Aug. 21, 2012
8250295 Multi-rank memory module that emulates a memory module having a different number of ranks Aug. 21, 2012
8245003 Composite memory device, data processing method and data processing program Aug. 14, 2012
8244993 Memory chain Aug. 14, 2012
8239650 Wirelessly configurable memory device addressing Aug. 7, 2012
8239607 System and method for an asynchronous data buffer having buffer write and read pointers Aug. 7, 2012
8234528 Systems and methods for monitoring a memory system Jul. 31, 2012
8234461 Systems and method for data survivability Jul. 31, 2012
8230196 Configurable partitions for non-volatile memory Jul. 24, 2012
8230154 Fully associative banking for memory Jul. 24, 2012
8230147 Apparatus and method for communicating with semiconductor devices of a serial interconnection Jul. 24, 2012
8225027 Mapping address bits to improve spread of banks Jul. 17, 2012
8225026 Data packet access control apparatus and method thereof Jul. 17, 2012
8209478 Single-port SRAM and method of accessing the same Jun. 26, 2012
8209460 Dual memory chip package operable to access heterogeneous memory chips Jun. 26, 2012
8209458 System and method for DRAM bank assignment Jun. 26, 2012
8209410 System and method for storage management Jun. 26, 2012
8208796 Systems and methods for prioritizing the storage location of media data Jun. 26, 2012
8205031 Memory management system and method thereof Jun. 19, 2012
8200884 Reconfigurable memory module and method Jun. 12, 2012
8200883 Micro-tile memory interfaces Jun. 12, 2012











 
 
  Recently Added Patents
Chemical method of making a suspension, emulsion or dispersion of pyrithione particles
Lighting device with device for regulating the illumination according to the luminance of the illumination field and corresponding use
Lighting elements
Power saving methods for wireless systems
Semiconductor device with an amorphous semi-insulating layer, temperature sensor, and method of manufacturing a semiconductor device
Control apparatus and control method
Image sensing apparatus and method of controlling the image sensing apparatus
  Randomly Featured Patents
Wound care device
Apparatus and method for inline testing of electrical components
Original plate evaluation method, computer readable storage medium, and original plate manufacturing method
Method and an apparatus for amplitude equalization of a plurality of optical signals
Composite structure
Repair I/O fuse circuit of semiconductor memory device
Cutting insert
Semiconductor integrated circuit unit
Cable organization apparatuses and systems
High tolerance TCR balanced high current resistor for RF CMOS and RF SiGe BiCMOS applications and cadenced based hierarchical parameterized cell design kit with tunable TCR and ESD resistor ba