Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Information Technology
Class Information
Number: 711/5
Name: Electrical computers and digital processing systems: memory > Addressing combined with specific memory configuration or system > For multiple memory modules (e.g., banks, interleaved memory)
Description: Subject matter wherein logical addresses are determined and mapped (e.g., interleaving) across different physical memory










Patents under this class:
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Next

Patent Number Title Of Patent Date Issued
7376755 TCP/IP processor and engine using RDMA May. 20, 2008
7373453 Method and apparatus of interleaving memory bank in multi-layer bus system May. 13, 2008
7370161 Bank arbiter system which grants access based on the count of access requests May. 6, 2008
7366827 Method and apparatus for selectively transmitting command signal and address signal Apr. 29, 2008
7366822 Semiconductor memory device capable of reading and writing data at the same time Apr. 29, 2008
7366821 High-speed memory system Apr. 29, 2008
7366820 Second-cache driving/controlling circuit, second cache, RAM, and second-cache driving/controlling method Apr. 29, 2008
7363458 Computer platform memory configuration on-board indicating method and system Apr. 22, 2008
7363452 Pipelined burst memory access Apr. 22, 2008
7363419 Method and system for terminating write commands in a hub-based memory system Apr. 22, 2008
7360040 Interleaver for iterative decoder Apr. 15, 2008
7360038 Storage control system and method Apr. 15, 2008
7360011 Memory hub and method for memory system performance monitoring Apr. 15, 2008
7353357 Apparatus and method for pipelined memory operations Apr. 1, 2008
7353328 Memory testing Apr. 1, 2008
7353322 System and method for providing dynamic configuration ROM using double image buffers Apr. 1, 2008
7353320 Memory hub and method for memory sequencing Apr. 1, 2008
7353319 Method and apparatus for segregating shared and non-shared data in cache memory banks Apr. 1, 2008
7346750 Memory interleave system Mar. 18, 2008
7346731 High performance and scalable width expansion architecture for fully parallel CAMs Mar. 18, 2008
7345901 Computer system having daisy chained self timed memory chips Mar. 18, 2008
7343457 Dual active bank memory controller Mar. 11, 2008
7343444 Reconfigurable memory module and method Mar. 11, 2008
7343443 Updated package generation based on analysis of bank dependency Mar. 11, 2008
7340558 Multisection memory bank system Mar. 4, 2008
7337266 Data structure design system and method for prolonging the life of an FRAM Feb. 26, 2008
7337265 Organization of cache memory for hardware acceleration of the finite-difference time-domain method Feb. 26, 2008
7336098 High speed memory modules utilizing on-pin capacitors Feb. 26, 2008
7330954 Storing information in one of at least two storage devices based on a storage parameter and an attribute of the storage devices Feb. 12, 2008
7328314 Multiprocessor computing device having shared program memory Feb. 5, 2008
7321950 Method and apparatus for managing write-to-read turnarounds in an early read after write memory system Jan. 22, 2008
7321949 Memory device including self-ID information Jan. 22, 2008
7320048 Apparatus and method to switch a FIFO between strobe sources Jan. 15, 2008
7320047 System having a controller device, a buffer device and a plurality of memory devices Jan. 15, 2008
7318115 IC memory complex with controller for clusters of memory blocks I/O multiplexed using collar logic Jan. 8, 2008
7318114 System and method for dynamic memory interleaving and de-interleaving Jan. 8, 2008
7313645 Processor to reduce data rearrangement instructions for matrices in multiple memory banks Dec. 25, 2007
7308524 Memory chain Dec. 11, 2007
7307453 Method and system for parallel state machine implementation Dec. 11, 2007
7305517 Structure of sequencers that perform initial and periodic calibrations in a memory system Dec. 4, 2007
7305516 Multi-port memory device with precharge control Dec. 4, 2007
7302620 Interleaving.deinterleaving device and method for communication system Nov. 27, 2007
7299324 Reactive placement controller for interfacing with banked memory storage Nov. 20, 2007
7296110 Memory system and data channel initialization method for memory system Nov. 13, 2007
7295553 Packet buffer Nov. 13, 2007
7293131 Access to disk storage using file attribute information Nov. 6, 2007
7290109 Memory system and memory card Oct. 30, 2007
7290079 Device and method for small discontiguous accesses to high-density memory devices Oct. 30, 2007
7289764 Cardholder interface for an access control system Oct. 30, 2007
7289684 Moving picture processing apparatus Oct. 30, 2007

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Next










 
 
  Recently Added Patents
Delta-sigma AD converter circuit and battery pack
Arbitration for memory device with commands
Aqueous composition with agents to inhibit water evaporation
Method for manufacturing and reoxidizing a TiN/Ta.sub.2O.sub.5/TiN capacitor
Method for generating multi-antenna signals
Method and system for streaming digital video content to a client in a digital video network
Method and apparatus for content-aware resizing of data chunks for replication
  Randomly Featured Patents
High impact strength protective seals for tape reels
Overhead console
Method for scanning keypad architecutre employing power source and ground of digital electronic devices
Carton with partially open ends
Water cooler
Process for producing cyclic ethers by liquid phase reaction
Selectable threshold reset circuit
Loader bucket
Power saving method for a mobile terminal
Berberis plant named `ROSY ROCKET`