Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Information Technology
Class Information
Number: 711
Name: Electrical computers and digital processing systems: memory >
Description: This class provides, within an electrical computer or digital data processing system, for the following subject matter:


Class Number Class Name No. of Patents
711/200

Address formation

503
711/202

Address mapping (e.g., conversion, translation)

1540
711/210

Resolving conflict, coherency, or synonym problem

177
711/203

Virtual addressing

923
711/209

Including plural logical address spaces, pages, segments, blocks

522
711/204

Predicting, look-ahead

276
711/205

Directories and tables (e.g., dlat, tlb)

349
711/206

Translation tables (e.g., segment and page table or map)

994
711/207

Directory tables (e.g., dlat, tlb)

772
711/208

Segment or page table descriptor

252
711/211

Address multiplexing or address bus manipulation

276
711/220

Combining two or more values to create address

678
711/217

Generating a particular pattern/sequence of addresses

465
711/218

Sequential addresses generation

273
711/213

Generating prefetch, look-ahead, jump, or predictive address

510
711/216

Hashing

339
711/215

In response to microinstruction

87
711/219

Incrementing, decrementing, or shifting circuitry

360
711/214

Operand address generation

167
711/201

Slip control, misaligning, boundary alignment

298
711/221

Using table

280
711/212

Varying address bit-length or size

227
711/1

Addressing combined with specific memory configuration or system

427
711/3

Addressing cache memories

640
711/2

Addressing extended or expanded memory

347
711/4

Dynamic-type storage device (e.g., disk, tape, drum)

689
711/5

For multiple memory modules (e.g., banks, interleaved memory)

1182
711/6

Virtual machine memory addressing

285
711/100

Storage accessing and control

1663
711/167

Access timing

1449
711/168

Concurrent accessing

673
711/169

Memory access pipelining

660
711/154

Control technique

2582
711/163

Access limiting

1346
711/164

With password or key

417
711/161

Archiving

841
711/162

Backup

1868
711/159

Entry replacement strategy

578
711/160

Least recently used (lru)

239
711/157

Interleaving

433
711/165

Internal relocation

915
711/158

Prioritizing

721
711/155

Read-modify-write (rmw)

266
711/166

Resetting

192
711/156

Status storage

1012
711/117

Hierarchical memories

471
711/118

Caching

1935
711/128

Associative

540
711/138

Cache bypassing

304
711/139

No-cache flags

61
711/140

Cache pipelining

271
711/141

Coherency

1302
711/145

Access control bit

739
711/144

Cache status data bit

971
711/146

Snooping

714
711/143

Write-back

486
711/142

Write-through

200
711/133

Entry replacement strategy

954
711/135

Cache flushing

399
711/134

Combined replacement modes

273
711/136

Least recently used

424
711/125

Instruction data cache

331
711/127

Interleaved

131
711/137

Look-ahead

877
711/119

Multiple caches

571
711/124

Cross-interrogating

148
711/122

Hierarchical caches

695
711/120

Parallel caches

267
711/121

Private caches

249
711/123

User data cache and instruction data cache

223
711/131

Multiport cache

196
711/129

Partitioned cache

455
711/130

Shared cache

413
711/132

Stack cache

142
711/126

User data cache

128
711/170

Memory configuring

2234
711/172

Based on component size

378
711/171

Based on data size

632
711/173

Memory partitioning

1049
711/147

Shared memory area

1256
711/152

Memory access blocking

830
711/149

Multiport memory

406
711/148

Plural shared memories

542
711/151

Prioritized access regulation

775
711/153

Shared memory partitioning

525
711/150

Simultaneous access regulation

710
711/101

Specific memory composition

260
711/111

Accessing dynamic storage device

946
711/112

Direct access storage device (dasd)

1774
711/114

Arrayed (e.g., raids)

2179
711/113

Caching

1112
711/116

Bubble memory

32
711/108

Content addressable memory (cam)

718
711/115

Detachable memory

700
711/107

Ferrite core

23
711/109

Shift register memory

216
711/110

Circulating memory

153
711/104

Solid-state random access memory (ram)

565
711/105

Dynamic random access memory

984
711/106

Refresh scheduling

341
711/102

Solid-state read only memory (rom)

273
711/103

Programmable read only memory (prom, eeprom, etc.)

1589
 
 
  Recently Added Patents
Cardiac muscle function and manipulation
Node exclusion within a network
Monopulse radar apparatus and antenna switch
Ultrasonic probe, backing material for ultrasonic probe, and method of manufacturing the same
Support table assembly for food product breading machine
PLL apparatus for OFDM system having variable channel bands and operating method thereof
Mobile phone
  Randomly Featured Patents
One-component stoving composition and use thereof
Long distance phone tag service
Electromagnetic pump
Window installed type air-conditioner
Devices and methods for preventing distal embolization using flow reversal in arteries having collateral blood flow
DYNAMIC OPTIMIZATION FOR RECEIVERS USING DISTANCE BETWEEN A REPAIR HEAD AND A MEMBER STATION IN A REPAIR GROUP FOR RECEIVERS HAVING A CLOSELY KNIT TOPOLOGICAL ARRANGEMENT TO LOCATE REPAIR HEAD
Acer.times.freemanii maple tree named `Sienna`
Anti-skid brake control system for automotive vehicle, particularly for vehicle having selective two-wheel and four-wheel drive power train
Wavelength tunable laser with dispersive element
Image coding method and apparatus