| |
 |
|
Class Information
Number: 710/35
Name: Electrical computers and digital data processing systems: input/output > Input/output data processing > Data transfer specifying > Burst data transfer
Description: Subject matter wherein the characteristic is specified as to enable a plurality of data to be transferred in a single transmission.
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7603493 |
Dynamically setting burst length of memory device by applying signal to at least one external pin during a read or write transaction |
Oct. 13, 2009 |
| 7596639 |
Skip mask table automated context generation |
Sep. 29, 2009 |
| 7587529 |
Method for controlling memory in mobile communication system |
Sep. 8, 2009 |
| 7587535 |
Data transfer control device including endian conversion circuit with data realignment |
Sep. 8, 2009 |
| 7584308 |
System for supporting partial cache line write operations to a memory module to reduce write data traffic on a memory channel |
Sep. 1, 2009 |
| 7555576 |
Processing apparatus with burst read write operations |
Jun. 30, 2009 |
| 7543093 |
Method and system for stream burst data transfer |
Jun. 2, 2009 |
| 7543087 |
Freeing transmit memory on a network interface device prior to receiving an acknowledgement that transmit data has been received by a remote device |
Jun. 2, 2009 |
| 7543088 |
Various methods and apparatuses for width and burst conversion |
Jun. 2, 2009 |
| 7539783 |
Systems and methods of media management, such as management of media to and from a media storage library, including removable media |
May. 26, 2009 |
| 7533322 |
Method and system for performing function-specific memory checks within a vehicle-based control system |
May. 12, 2009 |
| 7526593 |
Packet combiner for a packetized bus with dynamic holdoff time |
Apr. 28, 2009 |
| 7523230 |
Device and method for maximizing performance on a memory interface with a variable number of channels |
Apr. 21, 2009 |
| 7502873 |
Facilitating access to status and measurement data associated with input/output processing |
Mar. 10, 2009 |
| 7500023 |
Facilitating input/output processing by using transport control words to reduce input/output communications |
Mar. 3, 2009 |
| 7475168 |
Various methods and apparatus for width and burst conversion |
Jan. 6, 2009 |
| 7461183 |
Method of processing a context for execution |
Dec. 2, 2008 |
| 7434009 |
Apparatus and method for providing information to a cache module using fetch bursts |
Oct. 7, 2008 |
| 7418535 |
Bus system and method of arbitrating the same |
Aug. 26, 2008 |
| 7409471 |
Data transfer control device for data transfer over a bus, electronic equipment and method for data transfer over a bus |
Aug. 5, 2008 |
| 7404017 |
Method for managing data flow through a processing system |
Jul. 22, 2008 |
| 7398335 |
Method and system for DMA optimization in host bus adapters |
Jul. 8, 2008 |
| 7392329 |
System and method for applying an action initiated for a portion of a plurality of devices to all of the plurality of devices |
Jun. 24, 2008 |
| 7380027 |
DMA controller and DMA transfer method |
May. 27, 2008 |
| 7376763 |
Method for transferring data from a memory subsystem to a network adapter by extending data lengths to improve the memory subsystem and PCI bus efficiency |
May. 20, 2008 |
| 7376777 |
Performing an N-bit write access to an M.times.N-bit-only peripheral |
May. 20, 2008 |
| RE40261 |
Apparatus and method of partially transferring data through bus and bus master control device |
Apr. 22, 2008 |
| 7334081 |
System and method for optimizing sequential XOR command performance |
Feb. 19, 2008 |
| 7334061 |
Burst-capable interface buses for device-to-device communications |
Feb. 19, 2008 |
| 7334060 |
System and method for increasing the speed of serially inputting data into a JTAG-compliant device |
Feb. 19, 2008 |
| 7334059 |
Multiple burst protocol device controller |
Feb. 19, 2008 |
| 7330917 |
Decimation of fixed length queues having a number of position for holding data wherein new data is favored over old data |
Feb. 12, 2008 |
| 7328288 |
Relay apparatus for relaying communication from CPU to peripheral device |
Feb. 5, 2008 |
| 7310717 |
Data transfer control unit with selectable transfer unit size |
Dec. 18, 2007 |
| 7301954 |
Multiple-buffer queueing of data packets with high throughput rate |
Nov. 27, 2007 |
| 7290066 |
Methods and structure for improved transfer rate performance in a SAS wide port environment |
Oct. 30, 2007 |
| 7280539 |
Data driven type information processing apparatus |
Oct. 9, 2007 |
| 7275119 |
Early detection and grant, an arbitration scheme for single transfers on AMBA advanced high-performance bus |
Sep. 25, 2007 |
| 7272070 |
Memory access using multiple activated memory cell rows |
Sep. 18, 2007 |
| 7254658 |
Write transaction interleaving |
Aug. 7, 2007 |
| 7251192 |
Register read for volatile memory |
Jul. 31, 2007 |
| 7230876 |
Register read for volatile memory |
Jun. 12, 2007 |
| 7200690 |
Memory access system providing increased throughput rates when accessing large volumes of data by determining worse case throughput rate delays |
Apr. 3, 2007 |
| 7191162 |
FIFO interface for flag-initiated DMA frame synchro-burst operation |
Mar. 13, 2007 |
| 7188197 |
Data transferring apparatus for transferring liquid ejection data and a liquid ejecting apparatus |
Mar. 6, 2007 |
| 7185173 |
Column address path circuit and method for memory devices having a burst access mode |
Feb. 27, 2007 |
| 7167932 |
System and method for DMA data transferring apparatus and liquid ejection apparatus |
Jan. 23, 2007 |
| 7165129 |
Method and apparatus for self-tuning transaction batching |
Jan. 16, 2007 |
| 7162550 |
Method, system, and program for managing requests to an Input/Output device |
Jan. 9, 2007 |
| 7155541 |
Tables with direct memory access descriptor lists for distributed direct memory access |
Dec. 26, 2006 |
|
|
|
