Resources Contact Us Home
Browse by Category: Main > Information Technology
Class Information
Number: 708/495
Name: Electrical computers: arithmetic processing and calculating > Electrical digital calculating computer > Particular function performed > Arithmetical operation > Floating point
Description: Subject matter wherein the numerical digits are expressed in terms of a bounded number (mantissa) and a scale factor (characteristic or exponent) consisting of a power of the number base.

Sub-classes under this class:

Class Number Class Name Patents
708/505 Addition or subtraction 213
708/496 Compensation for finite word length 46
708/511 Complex number format 18
708/504 Division 81
708/500 Evaluation of root 61
708/506 Feedback 6
708/512 Logarithmic format 16
708/514 Matrix array 33
708/510 Microprocessor 43
708/501 Multiplication followed by addition 161
708/503 Multiplication 99
708/507 Parallel 34
708/508 Pipeline 52
708/502 Reciprocal 46
708/509 Systolic 10
708/513 Variable length or precision 62

Patents under this class:
1 2 3 4 5

Patent Number Title Of Patent Date Issued
8713084 Method, system and computer program product for verifying floating point divide operation results Apr. 29, 2014
8706790 Implementing mixed-precision floating-point operations in a programmable integrated circuit device Apr. 22, 2014
8694571 Floating point encoding systems and methods Apr. 8, 2014
8667041 Detection of potential need to use a larger data format in performing floating point operations Mar. 4, 2014
8626815 Configuring a programmable integrated circuit device to perform matrix multiplication Jan. 7, 2014
8615541 Extended-precision integer arithmetic and logical instructions Dec. 24, 2013
8560591 Detection of potential need to use a larger data format in performing floating point operations Oct. 15, 2013
8554819 System to implement floating point adder using mantissa, rounding, and normalization Oct. 8, 2013
8543631 Total order comparator unit for comparing values of two floating point operands Sep. 24, 2013
8463835 Circuit for and method of providing a floating-point adder Jun. 11, 2013
8443029 Round for reround mode in a decimal floating point instruction May. 14, 2013
8443030 Processing of floating point multiply-accumulate instructions using multiple operand pathways May. 14, 2013
8429217 Executing fixed point divide operations using a floating point multiply-add pipeline Apr. 23, 2013
8375078 Fast floating point result forwarding using non-architected data format Feb. 12, 2013
8316071 Arithmetic processing unit that performs multiply and multiply-add operations with saturation and method therefor Nov. 20, 2012
8301681 Specialized processing block for programmable logic device Oct. 30, 2012
8280936 Packed restricted floating point representation and logic for conversion to single precision float Oct. 2, 2012
8196024 Demapper using floating-point representation of soft bits Jun. 5, 2012
8185569 Generation of test cases with range constraints for floating point add and subtract instructions May. 22, 2012
8156088 Document encoding apparatus, document encoding method, and computer-readable storage medium Apr. 10, 2012
8122077 Generation of test cases with range constraints for floating point add and subtract instructions Feb. 21, 2012
8095767 Arbitrary precision floating number processing Jan. 10, 2012
8069200 Apparatus and method for implementing floating point additive and shift operations Nov. 29, 2011
8065669 Apparatus for automatically converting numeric data to a processor efficient format for performing arithmetic operations Nov. 22, 2011
8024678 Interfacing with a dynamically configurable arithmetic unit Sep. 20, 2011
8015231 Data processing apparatus and method for performing floating point multiplication Sep. 6, 2011
8005671 Systems and methods for dynamic normalization to reduce loss in precision for low-level signals Aug. 23, 2011
7974996 Math coprocessor Jul. 5, 2011
7966609 Optimal floating-point expression translation method based on pattern matching Jun. 21, 2011
7953784 Detection of potential need to use a larger data format in performing floating point operations May. 31, 2011
7949696 Floating-point number arithmetic circuit for handling immediate values May. 24, 2011
7917567 Floating-point processing unit for successive floating-point operations Mar. 29, 2011
7912881 Data compression method Mar. 22, 2011
7912890 Method and apparatus for decimal number multiplication using hardware for binary number operations Mar. 22, 2011
7885992 System and method for implementing irregular data formats Feb. 8, 2011
7877431 Floating point encoding systems and methods Jan. 25, 2011
7873688 Processing method and computer system for summation of floating point data Jan. 18, 2011
7865793 Test case generation with backward propagation of predefined results and operand dependencies Jan. 4, 2011
7860914 Computer system for storing infinite, infinitesimal, and finite quantities and executing arithmetical operations with them Dec. 28, 2010
7840622 Method and floating point unit to convert a hexadecimal floating point number to a binary floating point number Nov. 23, 2010
7827451 Method, system and program product for establishing decimal floating point operands for facilitating testing of decimal floating point instructions Nov. 2, 2010
7814138 Method and apparatus for decimal number addition using hardware for binary number operations Oct. 12, 2010
7801938 Numeric value display method Sep. 21, 2010
7716266 Common shift-amount calculation for binary and hex floating point May. 11, 2010
7685214 Order-preserving encoding formats of floating-point decimal numbers for efficient value comparison Mar. 23, 2010
7676535 Enhanced floating-point unit for extended functions Mar. 9, 2010
7659911 Method and apparatus for lossless and minimal-loss color conversion Feb. 9, 2010
7647368 Data processing apparatus and method for performing data processing operations on floating point data elements Jan. 12, 2010
7571435 Method and structure for producing high performance linear algebra routines using preloading of floating point registers Aug. 4, 2009
7475103 Efficient check node message transform approximation for LDPC decoder Jan. 6, 2009

1 2 3 4 5

  Recently Added Patents
Scale information for drawing annotations
Liquid crystal display apparatus
Substituted di-arylhydantoin and di-arylthiohydantoin compounds and methods of use thereof
Treatment of cancer using the sodium salt of a benzoic acid derivative
Semiconductor memory apparatus
Multiple angle bend for high-voltage lines
Recovering a database to any point-in-time in the past with guaranteed data consistency
  Randomly Featured Patents
Chuck for holding a device under test
High-speed and high-precision phase locked loop
Reagent format storage case
Hose swivel
Enhanced connectivity in distributed computing systems
CLCKb mutation as a diagnostic therapeutical target
Display rack
Print head motor control with stop distance compensation
Barrel for a writing instrument
Method of fabricating thin film transistor of thin film transistor liquid crystal display and method of fabricating liquid crystal display