| |
 |
|
Class Information
Number: 708/210
Name: Electrical computers: arithmetic processing and calculating > Electrical digital calculating computer > Particular function performed > Determining number of like-valued bits in word
Description: Subject matter where the number of 1"s or the number of 0"s in a binary word is determined.
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7603398 |
Data converter and a delay threshold comparator |
Oct. 13, 2009 |
| 7467150 |
Block-aware encoding of bitmap for bitmap index eliminating max-slot restriction |
Dec. 16, 2008 |
| 7139788 |
Multiplication logic circuit |
Nov. 21, 2006 |
| 7136888 |
Parallel counter and a logic circuit for performing multiplication |
Nov. 14, 2006 |
| 7116663 |
Multi-field classification using enhanced masked matching |
Oct. 3, 2006 |
| 6963887 |
Method and device for performing data pattern matching |
Nov. 8, 2005 |
| 6938061 |
Parallel counter and a multiplication logic circuit |
Aug. 30, 2005 |
| 6889235 |
Method and apparatus for quantifying the number of identical consecutive digits within a string |
May. 3, 2005 |
| 6883011 |
Parallel counter and a multiplication logic circuit |
Apr. 19, 2005 |
| 6795839 |
Method and device for computing the number of bits set to one in an arbitrary length word |
Sep. 21, 2004 |
| 6781528 |
Vector handling capable processor and run length encoding |
Aug. 24, 2004 |
| 6754685 |
Dynamic popcount/shift circuit |
Jun. 22, 2004 |
| 6665691 |
Circuit for detecting numbers equal to a power of two on a data bus |
Dec. 16, 2003 |
| 6636881 |
Binary data counter, area information extractor and huffman converter |
Oct. 21, 2003 |
| 6516330 |
Counting set bits in data words |
Feb. 4, 2003 |
| 6513053 |
Data processing circuit and method for determining the first and subsequent occurences of a predetermined value in a sequence of data bits |
Jan. 28, 2003 |
| 6434488 |
Alignment free methodology for rapid determination of differences between a test data set and known data sets |
Aug. 13, 2002 |
| 6430251 |
4-Bit population count circuit |
Aug. 6, 2002 |
| 6272511 |
Weightless binary N-tuple thresholding hierarchies |
Aug. 7, 2001 |
| 5995029 |
Parallel bit counter using bit sorters |
Nov. 30, 1999 |
| 5978827 |
Arithmetic processing |
Nov. 2, 1999 |
| 5948048 |
Systems, methods and program products for representing a binary word as two binary words having fewer binary ones |
Sep. 7, 1999 |
| 5841684 |
Method and apparatus for computer implemented constant multiplication with multipliers having repeated patterns including shifting of replicas and patterns having at least two digit positions |
Nov. 24, 1998 |
| 5831877 |
Bit searching through 8, 16, or 32 bit operands using a 32 bit data path |
Nov. 3, 1998 |
| 5734599 |
Performing a population count using multiplication |
Mar. 31, 1998 |
| 5717616 |
Computer hardware instruction and method for computing population counts |
Feb. 10, 1998 |
| 5682405 |
Ones density monitor |
Oct. 28, 1997 |
| 5675617 |
Synchronous protocol encoding and decoding method |
Oct. 7, 1997 |
| 5666547 |
Method and apparatus for framing a serial data stream |
Sep. 9, 1997 |
| 5619437 |
Parallel data counter circuit |
Apr. 8, 1997 |
| 5604689 |
Arithmetic logic unit with zero-result prediction |
Feb. 18, 1997 |
| 5602764 |
Comparing prioritizing memory for string searching in a data compression system |
Feb. 11, 1997 |
| 5570306 |
Method and apparatus for recognizing a bit pattern in a string of bits, altering the string of bits, and removing the alteration from the string of bits |
Oct. 29, 1996 |
| 5541865 |
Method and apparatus for performing a population count operation |
Jul. 30, 1996 |
| 5539683 |
Method and device for processing, and detecting a state of, binary data |
Jul. 23, 1996 |
| 5392229 |
Graphics processing apparatus with video memory for storing graphics data |
Feb. 21, 1995 |
| 5369605 |
Incremental search content addressable memory for increased data compression efficiency |
Nov. 29, 1994 |
| 5339447 |
Ones counting circuit, utilizing a matrix of interconnected half-adders, for counting the number of ones in a binary string of image data |
Aug. 16, 1994 |
| 5297185 |
Pattern detection and synchronization circuit |
Mar. 22, 1994 |
| 5293165 |
5B6B coding rule inverse conversion circuit for digital transmission |
Mar. 8, 1994 |
| 5283576 |
Disparity detection circuit for a 2-bit to 4-bit coded signal decoder |
Feb. 1, 1994 |
| 5258936 |
Method and apparatus for generating pseudo-random numbers |
Nov. 2, 1993 |
| 5258942 |
Balanced two-level delay propagation all one detector compiler |
Nov. 2, 1993 |
| 5187679 |
Generalized 7/3 counters |
Feb. 16, 1993 |
| 5095457 |
Digital multiplier employing CMOS transistors |
Mar. 10, 1992 |
| 4989168 |
Multiplying unit in a computer system, capable of population counting |
Jan. 29, 1991 |
| 4947359 |
Apparatus and method for prediction of zero arithmetic/logic results |
Aug. 7, 1990 |
| 4924422 |
Method and apparatus for modified carry-save determination of arithmetic/logic zero results |
May. 8, 1990 |
| 4630192 |
Apparatus for executing an instruction and for simultaneously generating and storing related information |
Dec. 16, 1986 |
| 4607176 |
Tally cell circuit |
Aug. 19, 1986 |
|
|
|
