Resources Contact Us Home
Browse by Category: Main > Information Technology
Class Information
Number: 703/19
Name: Data processing: structural design, modeling, simulation, and emulation > Simulating electronic device or electrical system > Timing
Description: Subject matter wherein the timing delay of the electrical device or the electrical system is being simulated.

Patents under this class:
1 2 3 4 5 6 7 8 9 10

Patent Number Title Of Patent Date Issued
7421675 Annotating timing information for a circuit design for increased timing accuracy Sep. 2, 2008
7415404 Method and apparatus for generating a sequence of clock signals Aug. 19, 2008
7409329 Flexible SPDIF verification tool Aug. 5, 2008
7403884 Transient simulation using adaptive piecewise constant model Jul. 22, 2008
7403885 Voltage supply noise analysis Jul. 22, 2008
7398445 Method and system for debug and test using replicated logic Jul. 8, 2008
7395519 Electronic-circuit analysis program, method, and apparatus for waveform analysis Jul. 1, 2008
7379855 Method and apparatus for timing modeling May. 27, 2008
7380226 Systems, methods, and apparatus to perform logic synthesis preserving high-level specification May. 27, 2008
7380228 Method of associating timing violations with critical structures in an integrated circuit design May. 27, 2008
7370302 Partitioning a large design across multiple devices May. 6, 2008
7366648 Electronic circuit analyzing apparatus, electronic circuit analyzing method, and electronic circuit analyzing program Apr. 29, 2008
7363610 Building integrated circuits using a common database Apr. 22, 2008
7359843 Robust calculation of crosstalk delay change in integrated circuit design Apr. 15, 2008
7356451 Assertion handling for timing model extraction Apr. 8, 2008
7346481 Hardware co-simulation breakpoints in a high-level modeling system Mar. 18, 2008
7346483 Dynamic FIFO for simulation Mar. 18, 2008
7346861 Programmable logic devices with two-phase latch circuitry Mar. 18, 2008
7324932 Virtual test environment Jan. 29, 2008
7325153 Obtaining configuration data for a data processing apparatus Jan. 29, 2008
7318016 System and method for staggering time points for deployment of rings in a fiber optic network simulation plan Jan. 8, 2008
7315805 Operations and support discrete event stimulation system and method Jan. 1, 2008
7315806 Enhanced negative constraint calculation for event driven simulations Jan. 1, 2008
7313511 Method and apparatus for computer simulation of flight test beds Dec. 25, 2007
7302378 Electrostatic discharge protection device modeling method and electrostatic discharge simulation method Nov. 27, 2007
7299437 Method and apparatus for detecting timing exception path and computer product Nov. 20, 2007
7299438 Method and apparatus for verifying semiconductor integrated circuits Nov. 20, 2007
7283942 High speed techniques for simulating circuits Oct. 16, 2007
7266488 Programmable pattern generation for dynamic bus signal integrity analysis Sep. 4, 2007
7260515 Method and apparatus for simulating transparent latches Aug. 21, 2007
7254794 Timing performance analysis Aug. 7, 2007
7246054 Discrete event simulation system and method Jul. 17, 2007
7239996 Causality based event driven timing analysis engine Jul. 3, 2007
7239997 Apparatus for statistical LSI delay simulation Jul. 3, 2007
7231336 Glitch and metastability checks using signal characteristics Jun. 12, 2007
7228262 Semiconductor integrated circuit verification system Jun. 5, 2007
7224689 Method and apparatus for routing of messages in a cycle-based system May. 29, 2007
7222319 Timing analysis method and apparatus May. 22, 2007
7219048 Methodology and applications of timing-driven logic resynthesis for VLSI circuits May. 15, 2007
7219320 Semiconductor integrated circuit timing analysis apparatus timing analysis method and timing analysis program May. 15, 2007
7216315 Error portion detecting method and layout method for semiconductor integrated circuit May. 8, 2007
7216320 Delta-geometry timing prediction in integrated circuit fabrication May. 8, 2007
7213223 Method of estimating a total path delay in an integrated circuit design with stochastically weighted conservatism May. 1, 2007
7206958 Determining cycle adjustments for static timing analysis of multifrequency circuits Apr. 17, 2007
7203632 HDL co-simulation in a high-level modeling system Apr. 10, 2007
7200544 Systems for selectively disabling timing violations in hardware description language models of integrated circuits and methods of operating the same Apr. 3, 2007
7197445 Atomic transaction processing for logic simulation Mar. 27, 2007
7197629 Computing overhead for out-of-order processors by the difference in relative retirement times of instructions Mar. 27, 2007
7188146 Navigation apparatus capable of generating and displaying information and method therefor Mar. 6, 2007
7184346 Memory cell sensing with low noise generation Feb. 27, 2007

1 2 3 4 5 6 7 8 9 10

  Recently Added Patents
Systems of an electronic device and methods for manufacturing the same
Node and wireless sensor network comprising the node
Sealing member for piezoelectric resonator device, and piezoelectric resonator device
Coating composition, and a process for producing the same
Digital fine delay processing
Method for manufacturing semiconductor device
All-in-one information handling system
  Randomly Featured Patents
Leak detection apparatus
Modulation scheme for orthogonal frequency division multiplexing systems or the like
Method for the production of .sup.99m Tc compositions from .sup.99 Mo-containing materials
Computer assisted method of performing intellectual property (IP) audit optionally over network architecture
Brake mechanism for vehicles
High yield silicon carbide pre-polymers
Spin tunnel magneto-resistance effect type magnetic sensor and production method thereof
Fluid-dynamic-pressure bearing, spindle motor furnished with the fluid-dynamic-pressure bearing, method of manufacturing rotor assembly applied in the spindle motor, and recording-disk drive f
Method of making porous polymeric separator and lithium ion polymer battery
Automated route plan generation