Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Engineering
Class Information
Number: 438/419
Name: Semiconductor device manufacturing: process > Formation of electrically isolated lateral semiconductive structure > Isolation by pn junction only > With epitaxial semiconductor formation > Dopant addition > Plural doping steps
Description: Process for making junction isolated laterally spaced semiconductor regions including multiple steps of introducing an electrically active dopant species into semiconductive regions of the substrate.










Patents under this class:
1 2

Patent Number Title Of Patent Date Issued
8704041 Methods and compositions for targeted polynucleotide modification Apr. 22, 2014
8580632 Semiconductor device and method of manufacturing same Nov. 12, 2013
8552470 Self-powered integrated circuit with multi-junction photovoltaic cell Oct. 8, 2013
8530979 Semiconductor package and method for manufacturing the same Sep. 10, 2013
8513087 Processes for forming isolation structures for integrated circuit devices Aug. 20, 2013
8445357 Method of fabricating semiconductor integrated circuit device and semiconductor integrated circuit device fabricated using the method May. 21, 2013
8384160 Semiconductor device and method of manufacturing same Feb. 26, 2013
8148774 Method of fabricating semiconductor device with a high breakdown voltage between neighboring wells Apr. 3, 2012
8030148 Structured strained substrate for forming strained transistors with reduced thickness of active layer Oct. 4, 2011
8017488 Manufacturing method of a NOR flash memory with phosphorous and arsenic ion implantations Sep. 13, 2011
7951679 Method for fabricating semiconductor device May. 31, 2011
7915069 Solid-state imaging device comprising an N-type layer divided into a lower and upper layer by forming a P-type region Mar. 29, 2011
7901968 Heteroepitaxial deposition over an oxidized surface Mar. 8, 2011
7880240 Semiconductor device Feb. 1, 2011
7659179 Method of forming transistor using step STI profile in memory device Feb. 9, 2010
7598153 Method and structure for fabricating bonded substrate structures using thermal processing to remove oxygen species Oct. 6, 2009
7589257 Genes for enhancing nitrogen utilization efficiency in crop plants Sep. 15, 2009
7541247 Guard ring structures for high voltage CMOS/low voltage CMOS technology using LDMOS (lateral double-diffused metal oxide semiconductor) device fabrication Jun. 2, 2009
7049199 Method of ion implantation for achieving desired dopant concentration May. 23, 2006
6946339 Method for creating a stepped structure on a substrate Sep. 20, 2005
6900109 Method of manufacturing a semiconductor device with a vertical drain drift layer of the alternating-conductivity-type May. 31, 2005
6828206 Semiconductor device and method for fabricating the same Dec. 7, 2004
RE38510 Manufacturing process for a monolithic semiconductor device comprising at least one transistor of an integrated control circuit and one power transistor integrated on the same chip May. 4, 2004
6677194 Method of manufacturing a semiconductor integrated circuit device Jan. 13, 2004
6649498 Metal film protection of the surface of a structure formed on a semiconductor substrate during etching of the substrate by a KOH etchant Nov. 18, 2003
6645855 Method for fabricating an integrated semiconductor product Nov. 11, 2003
6617217 Reduction in well implant channeling and resulting latchup characteristics in shallow trench isolation by implanting wells through nitride Sep. 9, 2003
6586296 Method of doping wells, channels, and gates of dual gate CMOS technology with reduced number of masks Jul. 1, 2003
6538328 Metal film protection of the surface of a structure formed on a semiconductor substrate during etching of the substrate by a KOH etchant Mar. 25, 2003
6287921 Method of performing threshold voltage adjustment for MOS transistors Sep. 11, 2001
6236100 Semiconductor with high-voltage components and low-voltage components on a shared die May. 22, 2001
6165868 Monolithic device isolation by buried conducting walls Dec. 26, 2000
6069048 Reduction of silicon defect induced failures as a result of implants in CMOS and other integrated circuits May. 30, 2000
6051457 Method for fabricating electrostatic discharge protection device Apr. 18, 2000
5976923 Method for fabricating a high-voltage semiconductor device Nov. 2, 1999
5976940 Method of making plurality of bipolar transistors Nov. 2, 1999
5938839 Method for forming a semiconductor device Aug. 17, 1999
5633180 Method of forming P-type islands over P-type buried layer May. 27, 1997
5624858 Method of manufacturing a semiconductor device with increased breakdown voltage Apr. 29, 1997
5597742 Semiconductor device and method Jan. 28, 1997
5591662 Method of manufacturing a power integrated circuit (PIC) structure Jan. 7, 1997
5556796 Self-alignment technique for forming junction isolation and wells Sep. 17, 1996
5529939 Method of making an integrated circuit with complementary isolated bipolar transistors Jun. 25, 1996
5470766 Efficient method for fabricating optimal BiCMOS N-wells for bipolar and field effect transistors Nov. 28, 1995
5451269 Semiconductor memory device including an improved substrate structure and method of fabricating the same Sep. 19, 1995
5416039 Method of making BiCDMOS structures May. 16, 1995
5394007 Isolated well and method of making Feb. 28, 1995
5374582 Laminated substrate for semiconductor device and manufacturing method thereof Dec. 20, 1994
5330922 Semiconductor process for manufacturing semiconductor devices with increased operating voltages Jul. 19, 1994
5273912 Method for manufacturing semiconductor device Dec. 28, 1993

1 2










 
 
  Recently Added Patents
Light modulators and optical apparatuses including the same
Pharmaceutical compositions of paclitaxel, paclitaxel analogs or paclitaxel conjugates and related methods of preparation and use
Wireless communication apparatus, a method of wireless communication, and a program for wireless communication
Heat transfer label for decorating a metal container
Navigational cube for matching vendor offerings to service provider requirements
Method and apparatus for policy-based network access control with arbitrary network access control frameworks
Cavernous nerve stimulation via unidirectional propagation of action potentials
  Randomly Featured Patents
System for collection dissemination and presentation of near real-time images of weather and runway conditions at distant locations
Water ski
Method and apparatus for preventing the transitioning of computer system power modes while the system is in motion
Shielded semiconductor chip carrier having a high-density external interface
Earring back clasp
Pick-up style utility vehicle with expandable cargo bed
Integrated circuit test clip
Disk cartridge and disk cartridge loading method
Compliant head loading mechanism for thermal printer
Battery cover latching assembly