Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Engineering
Class Information
Number: 438/356
Name: Semiconductor device manufacturing: process > Forming bipolar transistor by formation or alteration of semiconductive active regions > Including isolation structure > Isolation by pn junction only
Description:










Sub-classes under this class:

Class Number Class Name Patents
438/357 Including epitaxial semiconductor layer formation 137


Patents under this class:

Patent Number Title Of Patent Date Issued
8357985 Bipolar transistor with guard region Jan. 22, 2013
8350352 Bipolar transistor Jan. 8, 2013
8283749 Bipolar junction transistor guard ring structures and method of fabricating thereof Oct. 9, 2012
8148774 Method of fabricating semiconductor device with a high breakdown voltage between neighboring wells Apr. 3, 2012
8134212 Implanted well breakdown in high voltage devices Mar. 13, 2012
8120136 Bipolar transistor Feb. 21, 2012
8105911 Bipolar junction transistor guard ring structures and method of fabricating thereof Jan. 31, 2012
8053843 Integrated electrostatic discharge (ESD) device Nov. 8, 2011
8018019 Space-charge-free semiconductor and method Sep. 13, 2011
7977198 Semiconductor device and method of manufacturing semiconductor device Jul. 12, 2011
7855407 CMOS image sensor and method for manufacturing the same Dec. 21, 2010
7485486 Photodiode for multiple wavelength operation Feb. 3, 2009
7250323 Methods of making energy conversion devices with a substantially contiguous depletion regions Jul. 31, 2007
7179691 Method for four direction low capacitance ESD protection Feb. 20, 2007
7151035 Semiconductor device and manufacturing method thereof Dec. 19, 2006
7135364 Method of fabricating semiconductor integrated circuit Nov. 14, 2006
7037798 Bipolar transistor structure with self-aligned raised extrinsic base and methods May. 2, 2006
6893934 Bipolar transistor device having phosphorous May. 17, 2005
6858510 Low-voltage punch-through bi-directional transient-voltage suppression devices having surface breakdown protection and methods of making the same Feb. 22, 2005
6548347 Method of forming minimally spaced word lines Apr. 15, 2003
6492710 Substrate isolated transistor Dec. 10, 2002
6441446 Device with integrated bipolar and MOSFET transistors in an emitter switching configuration Aug. 27, 2002
6423604 Determination of thermal resistance for field effect transistor formed in SOI technology Jul. 23, 2002
6420771 Trench isolated bipolar transistor structure integrated with CMOS technology Jul. 16, 2002
6225181 Trench isolated bipolar transistor structure integrated with CMOS technology May. 1, 2001
6211028 Twin current bipolar device with hi-lo base profile Apr. 3, 2001
6187642 Method and apparatus for making mosfet's with elevated source/drain extensions Feb. 13, 2001
6093620 Method of fabricating integrated circuits with oxidized isolation Jul. 25, 2000
5942783 Semiconductor device having improved latch-up protection Aug. 24, 1999
5895249 Integrated edge structure for high voltage semiconductor devices and related manufacturing process Apr. 20, 1999
5789288 Process for the fabrication of semiconductor devices having various buried regions Aug. 4, 1998
5679586 Composite mask process for semiconductor fabrication Oct. 21, 1997
5624852 Manufacturing process for obtaining integrated structure bipolar transistors with controlled storage time Apr. 29, 1997
5605850 Method for making a low-noise bipolar transistor Feb. 25, 1997
5556796 Self-alignment technique for forming junction isolation and wells Sep. 17, 1996
5539301 Monolithically integrated power output stage Jul. 23, 1996
4490182 Semiconductor processing technique for oxygen doping of silicon Dec. 25, 1984
4456488 Method of fabricating an integrated planar transistor Jun. 26, 1984
4418469 Method of simultaneously forming buried resistors and bipolar transistors by ion implantation Dec. 6, 1983
4239558 Method of manufacturing semiconductor devices utilizing epitaxial deposition and triple diffusion Dec. 16, 1980
4113512 Technique for preventing forward biased epi-isolation degradation Sep. 12, 1978
4089103 Monolithic integrated circuit device construction methods May. 16, 1978
3981072 Bipolar transistor construction method Sep. 21, 1976











 
 
  Recently Added Patents
Rim for a TV receiver
Avalanche photodiodes having accurate and reproductible amplification layer
Multi-function wrench for a power tool
Sliding-type portable communication device
Sweetener compositions having enhanced sweetness and improved temporal and/or flavor profiles
Identification of protected content in e-mail messages
Depth estimation apparatus and method
  Randomly Featured Patents
Thermal relief valve
Elevated communication hub and method of operation therefor
Snap-action switch
2,5,6,7-tetranor-18,18,19,19-tetradehydro-4,8-inter-m-phenylene PGI.sub.2 derivatives
System and method for efficiently boosting drive capability for high-voltage linear power amplification
Process for producing extra high tensile steel having excellent stress corrosion cracking resistance
Auto charger for system including a high voltage supply and a low voltage supply
High frequency power amplifier apparatus and power amplifier module use the same
Semiconductor device and method for manufacturing the same
Folding chair