Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Engineering
Class Information
Number: 438/354
Name: Semiconductor device manufacturing: process > Forming bipolar transistor by formation or alteration of semiconductive active regions > Including isolation structure > Having semi-insulative region
Description: Process for making a bipolar transistor wherein the electrical isolation is provided at least in part by a high resistivity semiconductive component.










Patents under this class:

Patent Number Title Of Patent Date Issued
8679931 Dicing tape-integrated film for semiconductor back surface, and process for producing semiconductor device Mar. 25, 2014
8012842 Method for fabricating isolated integrated semiconductor structures Sep. 6, 2011
7977705 Low-cost substrates having high-resistivity properties and methods for their manufacture Jul. 12, 2011
7611953 Bipolar transistor with isolation and direct contacts Nov. 3, 2009
7611955 Method of forming a bipolar transistor and semiconductor component thereof Nov. 3, 2009
7135411 Method for etching mesa isolation in antimony-based compound semiconductor structures Nov. 14, 2006
7091082 Semiconductor method and device Aug. 15, 2006
7060584 Process to improve high performance capacitor properties in integrated MOS technology Jun. 13, 2006
6943088 Method of manufacturing a trench isolation structure for a semiconductor device with a different degree of corner rounding Sep. 13, 2005
6881639 Method of manufacturing semiconductor device Apr. 19, 2005
6872447 Surface-protective pressure-sensitive adhesive sheet Mar. 29, 2005
6828206 Semiconductor device and method for fabricating the same Dec. 7, 2004
6750109 Halo-free non-rectifying contact on chip with halo source/drain diffusion Jun. 15, 2004
6541345 Semiconductor device with SOI structure Apr. 1, 2003
6458668 Method for manufacturing hetero junction bipolar transistor Oct. 1, 2002
6395610 Method of making bipolar transistor semiconductor device including graded, grown, high quality oxide layer May. 28, 2002
6316815 Structure for isolating integrated circuits in semiconductor substrate and method for making it Nov. 13, 2001
6218220 Method for fabricating thin film transistor Apr. 17, 2001
6180483 Structure and fabrication method for multiple crown capacitor Jan. 30, 2001
5539301 Monolithically integrated power output stage Jul. 23, 1996
5399510 Method of fabricating a semiconductor device Mar. 21, 1995
5145795 Semiconductor device and method therefore Sep. 8, 1992
4949146 Structured semiconductor body Aug. 14, 1990
4283235 Dielectric isolation using shallow oxide and polycrystalline silicon utilizing selective oxidation Aug. 11, 1981
4231819 Dielectric isolation method using shallow oxide and polycrystalline silicon utilizing a preliminary etching step Nov. 4, 1980
4184172 Dielectric isolation using shallow oxide and polycrystalline silicon Jan. 15, 1980











 
 
  Recently Added Patents
Electromagnetic shield for a passive electronic component in an active medical device implantable lead
Frame syncrhonization in orthogonal frequency-division multiplexing systems
Nanowire structured photodiode with a surrounding epitaxially grown P or N layer
Stock analysis method, computer program product, and computer-readable recording medium
Polymer composites having highly dispersed carbon nanotubes
VGPU: a real time GPU emulator
Synergistic fungicidal interactions of 5-fluorocytosine and other fungicides
  Randomly Featured Patents
Display module for booklets and the like
Universal stereographic trigger peripheral for electronic equipment
Dual-stream filling valve
Diagnostic meter
Microphere-containing insulation
Process and device for continuous crystallization of a massecuite
Pressure control valve
Cap for electronic pen
Method of and apparatus for abrading mechanically perforated cigarette filter tipping paper
Gaillardia plant named `Summers Kiss`