Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Engineering
Class Information
Number: 438/326
Name: Semiconductor device manufacturing: process > Forming bipolar transistor by formation or alteration of semiconductive active regions > Complementary bipolar transistors > Including additional electrical device
Description: Process for making complementary bipolar transistors having combined therewith an additional electrical device.










Patents under this class:

Patent Number Title Of Patent Date Issued
7868387 Low leakage protection device Jan. 11, 2011
7851320 Mesostructured aluminosilicate material Dec. 14, 2010
7563684 Process for manufacturing an array of cells including selection bipolar junction transistors Jul. 21, 2009
7029981 Radiation hardened bipolar junction transistor Apr. 18, 2006
6815305 Method for fabricating BICMOS semiconductor devices Nov. 9, 2004
6746928 Method for opening a semiconductor region for fabricating an HBT Jun. 8, 2004
6703657 DRAM cell having electrode with protection layer Mar. 9, 2004
6551890 Method of manufacturing a semiconductor device comprising a bipolar transistor and a capacitor Apr. 22, 2003
6297119 Semiconductor device and its manufacture Oct. 2, 2001
6184100 Method of manufacturing a photodiode Feb. 6, 2001
6146957 Method of manufacturing a semiconductor device having a buried region with higher impurity concentration Nov. 14, 2000
5915186 Method of manufacturing heterojunction bipolar device having Si.sub.1-x Ge.sub.x base Jun. 22, 1999
5869381 RF power transistor having improved stability and gain Feb. 9, 1999
5716887 Method of manufacturing BiCMOS device Feb. 10, 1998
5652153 Method of making JFET structures for semiconductor devices with complementary bipolar transistors Jul. 29, 1997
5591656 Semiconductor integrated circuit device with self-aligned superhigh speed bipolar transistor Jan. 7, 1997
5344785 Method of forming high speed, high voltage fully isolated bipolar transistors on a SOI substrate Sep. 6, 1994
5316964 Method of forming integrated circuits with diffused resistors in isolation regions May. 31, 1994
5248624 Method of making isolated vertical PNP transistor in a complementary BICMOS process with EEPROM memory Sep. 28, 1993
5206182 Trench isolation process Apr. 27, 1993
5169794 Method of fabrication of pnp structure in a common substrate containing npn or MOS structures Dec. 8, 1992
5164326 Complementary bipolar and CMOS on SOI Nov. 17, 1992
5132234 Method of producing a bipolar CMOS device Jul. 21, 1992
5066602 Method of making semiconductor IC including polar transistors Nov. 19, 1991
5011784 Method of making a complementary BiCMOS process with isolated vertical PNP transistors Apr. 30, 1991
4956305 Process for fabricating an integrated circuit Sep. 11, 1990
4826780 Method of making bipolar transistors May. 2, 1989
4808547 Method of fabrication of high voltage IC bopolar transistors operable to BV.sub.CBO Feb. 28, 1989
4717680 Fabrication of vertical NPN and PNP bipolar transistors in monolithic substrate Jan. 5, 1988
4567644 Method of making triple diffused ISL structure Feb. 4, 1986
4550491 Method of making substrate injection logic operator structure Nov. 5, 1985
4510676 Method of fabricating a lateral PNP transistor Apr. 16, 1985
4505766 Method of fabricating a semiconductor device utilizing simultaneous outdiffusion and epitaxial deposition Mar. 19, 1985
4476623 Method of fabricating a bipolar dynamic memory cell Oct. 16, 1984
4412376 Fabrication method for vertical PNP structure with Schottky barrier diode emitter utilizing ion implantation Nov. 1, 1983
4299024 Fabrication of complementary bipolar transistors and CMOS devices with poly gates Nov. 10, 1981
4199860 Method of integrating semiconductor components Apr. 29, 1980
4183036 Schottky-transistor-logic Jan. 8, 1980
4159915 Method for fabrication vertical NPN and PNP structures utilizing ion-implantation Jul. 3, 1979
4087900 Fabrication of semiconductor integrated circuit structure including injection logic configuration compatible with complementary bipolar transistors utilizing simultaneous formation of device r May. 9, 1978
4076556 Method for fabrication of improved bipolar injection logic circuit Feb. 28, 1978
3953255 Fabrication of matched complementary transistors in integrated circuits Apr. 27, 1976











 
 
  Recently Added Patents
Organic dual-gate memory and method for producing same
Calendar integration methods and systems for presentation of events having combined activity and location information
System and method for providing program recommendations through multimedia searching based on established viewer preferences
Blueberry plant named `DrisBlueFour`
Method and apparatus for monitoring for a radio link failure
Rotating device
Device and method for unified codes
  Randomly Featured Patents
Process for preparation of a novel pigmented composition for use in gravure inks
Ophthalmological measuring apparatus
High speed parallel/serial link for data communication
Heat dissipation structure for sealed machine tools
Device for cooling hot liquid food items to drinking temperature
Roulette gaming machine
Repairing apparatus for furnace wall
Stepper motor controller
Water-proof goggles
Selective detailed display of devices in a network