Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Engineering
Class Information
Number: 438/154
Name: Semiconductor device manufacturing: process > Making field effect device having pair of active regions separated by gate structure by formation or alteration of semiconductive active regions > On insulating substrate or layer (e.g., tft, etc.) > Having insulated gate > Complementary field effect transistors
Description: Process for making plural field effect transistors of opposite conductivity type (i.e., wherein source and drain regions of a first field effect transistor are of opposite conductivity type to source and drain regions of a second field effect transistor).


Patents under this class:
1 2 3 4 5 6 7 8 9

Patent Number Title Of Patent Date Issued
7615435 Semiconductor device and method of manufacture Nov. 10, 2009
7611928 Method for producing a substrate Nov. 3, 2009
7611937 High performance transistors with hybrid crystal orientations Nov. 3, 2009
7608494 Thin film transistor array panel and a method for manufacturing the same Oct. 27, 2009
7605027 Method of fabricating a bipolar transistor Oct. 20, 2009
7598545 Using metal/metal nitride bilayers as gate electrodes in self-aligned aggressively scaled CMOS devices Oct. 6, 2009
7598540 High performance CMOS devices comprising gapped dual stressors with dielectric gap fillers, and methods of fabricating the same Oct. 6, 2009
7588973 Semiconductor device and method of manufacturing the same Sep. 15, 2009
7586160 Method of manufacturing a semiconductor integrated circuit and semiconductor integrated circuit Sep. 8, 2009
7585711 Semiconductor-on-insulator (SOI) strained active area transistor Sep. 8, 2009
7582516 CMOS devices with hybrid channel orientations, and methods for fabricating the same using faceted epitaxy Sep. 1, 2009
7579225 Method of forming semiconductor device having stacked transistors Aug. 25, 2009
7579223 Semiconductor apparatus and process for fabricating the same Aug. 25, 2009
7575975 Method for forming a planar and vertical semiconductor structure having a strained semiconductor layer Aug. 18, 2009
7566600 SOI device with reduced drain induced barrier lowering Jul. 28, 2009
7560753 Field effect transistor with thin gate electrode and method of fabricating same Jul. 14, 2009
7560319 Method for fabricating a semiconductor device Jul. 14, 2009
7562327 Mask layout design improvement in gate width direction Jul. 14, 2009
7544546 Formation of carbon and semiconductor nanomaterials using molecular assemblies Jun. 9, 2009
7544548 Trench liner for DSO integration Jun. 9, 2009
7544549 Method for manufacturing semiconductor device and MOS field effect transistor Jun. 9, 2009
7537982 Method and structure for isolating substrate noise May. 26, 2009
7534674 Method of making a semiconductor device with a stressor May. 19, 2009
7531394 Manufacturing method for a TFT LCD array substrate May. 12, 2009
7528410 Semiconductor device and method for manufacturing the same May. 5, 2009
7528021 Thin film transistor array panel and method of manufacturing the same May. 5, 2009
7524710 Radiation-hardened silicon-on-insulator CMOS device, and method of making the same Apr. 28, 2009
7525159 Turn-on-efficient bipolar structures for on-chip ESD protection Apr. 28, 2009
7514302 Semiconductor device and manufacturing method thereof Apr. 7, 2009
7510917 Active matrix display device and method of manufacturing the same Mar. 31, 2009
7504289 Process for forming an electronic device including transistor structures with sidewall spacers Mar. 17, 2009
7494854 Turn-on-efficient bipolar structures for on-chip ESD protection Feb. 24, 2009
7491588 Method and structure for buried circuits and devices Feb. 17, 2009
7485521 Self-aligned dual stressed layers for NFET and PFET Feb. 3, 2009
7485519 After gate fabrication of field effect transistor having tensile and compressive regions Feb. 3, 2009
7485508 Two-sided semiconductor-on-insulator structures and methods of manufacturing the same Feb. 3, 2009
7479418 Methods of applying substrate bias to SOI CMOS circuits Jan. 20, 2009
7476578 Process for finFET spacer formation Jan. 13, 2009
7473972 Thin film transistor substrate and method for manufacturing the same Jan. 6, 2009
7470573 Method of making CMOS devices on strained silicon on glass Dec. 30, 2008
7439088 Liquid crystal display device and fabricating method thereof Oct. 21, 2008
7432149 CMOS on SOI substrates with hybrid crystal orientations Oct. 7, 2008
7432144 Method for forming a transistor for reducing a channel length Oct. 7, 2008
7425477 Manufacturing method of thin film transistor including implanting ions through polysilicon island and into underlying buffer layer Sep. 16, 2008
7422935 Method for manufacturing semiconductor device, and semiconductor device and electronic device Sep. 9, 2008
7422971 Process for ultra-thin body SOI devices that incorporate EPI silicon tips and article made thereby Sep. 9, 2008
7419859 Method of fabricating a semiconductor device having a single gate electrode corresponding to a pair of fin-type channel regions Sep. 2, 2008
7416927 Method for producing an SOI field effect transistor Aug. 26, 2008
7413939 Method of growing a germanium epitaxial film on insulator for use in fabrication of CMOS integrated circuit Aug. 19, 2008
7410842 Method for fabricating thin film transistor of liquid crystal display device Aug. 12, 2008

1 2 3 4 5 6 7 8 9


 
 
  Recently Added Patents
Method and system for line extraction in digital ink
Arrangement comprising two elements which can be rotatably displaced in respect of one another
Process for the production of a polyol monomer
Substituted naphthyl indole derivatives as inhibitors of plasminogen activator inhibitor type-1 (PAI-1)
Light measurement apparatus
Photoconductor, manufacturing method thereof, image forming process and image forming apparatus using photoconductor, and process cartridge
LCD panel and method having color filter and smoothing layers overlapping black matrix and first to third spacers in non-active area where the spacers are disposed on the smoothing layer at pr
  Randomly Featured Patents
Threaded fastening device
Free-machining austenitic stainless steel
Method for encapsulating electronic devices
Spinal fusion implant
Pen qualification and verification in a graphics plotter
Housing structure of electronic control unit and mounting structure of the same
Inhibition of viruses
Method and apparatus for selecting a best link for supplemental channel assignment during a handoff period in a spread spectrum communication system
Dynamic phase alignment and clock recovery circuitry
Silent alarm clock