Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Engineering
Class Information
Number: 405/93
Name: Hydraulic and earth engineering > Fluid control, treatment, or containment > Flow control > Water gate or adjustable weir > Condition responsive > To weight of liquid separated from a main body
Description: Method or apparatus wherein the water gate has associated therewith which receives liquid therein from the body of liquid controlled by the water gate which means responds to the weight of the received liquid to control the position of the gate.










Patents under this class:

Patent Number Title Of Patent Date Issued
8511938 Flood flaps vent for sealed crawlspace Aug. 20, 2013
6719491 Fluid level control system Apr. 13, 2004
6171023 Water control gate Jan. 9, 2001
4963057 Sluice gate for automatically regulating a level Oct. 16, 1990
4449851 Energy-efficient automatic sluice gate for sustaining a fluid level May. 22, 1984
4242009 Apparatus for automatically and selectively discharging saline water Dec. 30, 1980











 
 
  Recently Added Patents
Architectural panel with millet and grass
Particles with high surface charge for crystalline colloidal arrays
System for thermally controlling displays
Sealed, waterproof digital electronic camera system and method of fabricating same
Remotely provisioned wireless proxy
Semiconductor device
Over the counter medicinal container with surface ornamentation
  Randomly Featured Patents
Flame retardant resin compositions
Safety anchor
Electrical fuse component and method of using same
Method to diagnose and measure vascular drainage insufficiency in the central nervous system
Circuit component with bump formed over chip
Image-forming machine having a control device for detecting toner clogging in a replenisher station
Semiconductor memory device having read/write circuitry
Integrated circuits having material within structural gaps
System for defining data mappings between data structures
Circuit for efficiently testing memory and shadow logic of a semiconductor integrated circuit