 |
|
 |
| |
 |
|
Class Information
Number: 375/371
Name: Pulse or digital communications > Synchronizers > Phase displacement, slip or jitter correction
Description: Subject matter which corrects for errors in the time of occurrence of transmitted pulses.
Sub-classes under this class:
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7508894 |
Apparatus of adjusting wobble clock |
Mar. 24, 2009 |
| 7508845 |
Method of and apparatus for communicating isochronous data |
Mar. 24, 2009 |
| 7505540 |
Clock recovery method for bursty communications |
Mar. 17, 2009 |
| 7505505 |
Crosstalk equalizer |
Mar. 17, 2009 |
| 7502434 |
Frequency detector including a variable delay filter |
Mar. 10, 2009 |
| 7502431 |
Method and apparatus for estimating response characteristic, and receiving method and receiver utilizing the same |
Mar. 10, 2009 |
| 7502423 |
Digital modulator and digital modulation method |
Mar. 10, 2009 |
| 7499695 |
Configurable all-digital coherent demodulator system for spread spectrum applications |
Mar. 3, 2009 |
| 7499516 |
Methods and apparatus for interface buffer management and clock compensation in data transfers |
Mar. 3, 2009 |
| 7499511 |
Clock recovery systems and methods for adjusting phase offset according to data frequency |
Mar. 3, 2009 |
| 7496160 |
Frequency offset detection processing system and frequency offset detection processing method using the same |
Feb. 24, 2009 |
| 7492850 |
Phase locked loop apparatus with adjustable phase shift |
Feb. 17, 2009 |
| 7489757 |
Clock data recovery circuit |
Feb. 10, 2009 |
| 7489756 |
Slave device with calibration signal generator for synchronous memory system |
Feb. 10, 2009 |
| 7489753 |
System and method of phase-locking a transmit clock signal phase with a receive clock signal phase |
Feb. 10, 2009 |
| 7489752 |
Synchronisation of signals between asynchronous logic |
Feb. 10, 2009 |
| 7489742 |
System and method for clock recovery in digital video communication |
Feb. 10, 2009 |
| 7486756 |
Phase detector |
Feb. 3, 2009 |
| 7486748 |
Method and system for signal quality measurement based on mean phase error magnitude of a signal |
Feb. 3, 2009 |
| 7480360 |
Regulating a timing between a strobe signal and a data signal |
Jan. 20, 2009 |
| 7480359 |
Symbol clock regenerating apparatus, symbol clock regenerating program and symbol clock regenerating method |
Jan. 20, 2009 |
| 7477716 |
Start up circuit for delay locked loop |
Jan. 13, 2009 |
| 7477714 |
Phase adjusting circuit for minimized irregularities at phase steps |
Jan. 13, 2009 |
| 7477661 |
Method, system, and computer program product for managing jitter |
Jan. 13, 2009 |
| 7477170 |
Sample rate converter system and method |
Jan. 13, 2009 |
| 7474716 |
Data recovery circuits using oversampling for maverick edge detection/suppression |
Jan. 6, 2009 |
| 7474624 |
Method and apparatus for reducing delay jitter |
Jan. 6, 2009 |
| 7471743 |
Systems and methods for high-efficiency transmission of information through narrowband channels |
Dec. 30, 2008 |
| 7466785 |
PLL with balanced quadricorrelator |
Dec. 16, 2008 |
| 7466784 |
Apparatus and method for controlling a master/slave system via master device synchronization |
Dec. 16, 2008 |
| 7466723 |
Various methods and apparatuses for lane to lane deskewing |
Dec. 16, 2008 |
| 7464285 |
Controlling an accumulation of timing errors in a synchronous system |
Dec. 9, 2008 |
| 7463706 |
System and method for performing on-chip synchronization of system signals utilizing off-chip harmonic signal |
Dec. 9, 2008 |
| 7460631 |
Communication system with synchronization alliances |
Dec. 2, 2008 |
| 7460591 |
Method and apparatus using re-sampled tie records to characterize jitter in a digital signal |
Dec. 2, 2008 |
| 7457392 |
Delay locked loop |
Nov. 25, 2008 |
| 7457391 |
Clock and data recovery unit |
Nov. 25, 2008 |
| 7454674 |
Digital jitter detector |
Nov. 18, 2008 |
| 7454543 |
Early high speed serializer-deserializer (HSS)internal receive (Rx) interface for data sampling clock signals on parallel bus |
Nov. 18, 2008 |
| 7453971 |
Sampling-error phase compensating apparatus and method thereof |
Nov. 18, 2008 |
| 7453970 |
Clock signal selecting apparatus and method that guarantee continuity of output clock signal |
Nov. 18, 2008 |
| 7453969 |
PLL circuit and phase control method of PLL circuit |
Nov. 18, 2008 |
| 7453958 |
Method and device for extracting a clock frequency underlying a data stream |
Nov. 18, 2008 |
| 7453931 |
Method for measuring the modulation error of digitally modulated high frequency signals |
Nov. 18, 2008 |
| 7453925 |
Phase multi-path mitigation |
Nov. 18, 2008 |
| 7450677 |
Clock and data recovery apparatus and method thereof |
Nov. 11, 2008 |
| 7450675 |
Multi-channel receiver, digital edge tuning circuit and method thereof |
Nov. 11, 2008 |
| 7450660 |
Apparatus and method for digital modulation |
Nov. 11, 2008 |
| 7447290 |
Apparatus of phase-frequency detector |
Nov. 4, 2008 |
| 7447289 |
Signal timing adjustment device, signal timing adjustment system, signal timing adjustment amount setting program, and storage medium storing the program |
Nov. 4, 2008 |
|
|
|
 |
|
 |
|
| |
Randomly Featured Patents |
|
