Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Communications
Class Information
Number: 375/371
Name: Pulse or digital communications > Synchronizers > Phase displacement, slip or jitter correction
Description: Subject matter which corrects for errors in the time of occurrence of transmitted pulses.


Sub-classes under this class:

Class Number Class Name Patents
375/372 Elastic buffer 398
375/373 Phase locking 701


Patents under this class:
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Next

Patent Number Title Of Patent Date Issued
6377644 Periodic signal digital testing Apr. 23, 2002
6366604 Compensation for phase errors caused by clock jitter in a CDMA communication system Apr. 2, 2002
6366631 Jitter measuring method utilizing A/D conversion and device Apr. 2, 2002
6366632 Accounting for clock slew in serial communications Apr. 2, 2002
6363129 Timing recovery system for a multi-pair gigabit transceiver Mar. 26, 2002
6359946 Clock synchronization for asynchronous data transmission Mar. 19, 2002
6356599 AFC device and method of controlling reception frequency in a dual-mode terminal Mar. 12, 2002
6356610 System to avoid unstable data transfer between digital systems Mar. 12, 2002
6347128 Self-aligned clock recovery circuit with proportional phase detector Feb. 12, 2002
6343096 Clock pulse degradation detector Jan. 29, 2002
6341148 Method and apparatus for minimizing transient sampling fluctuations upon transition between modes of communication Jan. 22, 2002
6337891 Clock synchronization method Jan. 8, 2002
6333651 Second order digital jitter attenuator Dec. 25, 2001
6333654 Variable power supply technique for use with a high efficiency line driver Dec. 25, 2001
6333678 Method and apparatus for agile phase noise filtering using phase locked loops Dec. 25, 2001
6327273 Method to transparently transport an incoming clock signal over a network segment, and related transmitter and receiver unit Dec. 4, 2001
6327274 Method for estimating relative skew between clocks in packet networks Dec. 4, 2001
6317476 Suppressing channel-dependent spurious signals in fractional-N synthesizer Nov. 13, 2001
6314145 Tracking carrier timing Nov. 6, 2001
6314149 Method and apparatus for rephasing a voltage controlled clock, or the like Nov. 6, 2001
6310895 Clock selector system Oct. 30, 2001
6307869 System and method for phase recovery in a synchronous communication system Oct. 23, 2001
6307905 Switching noise reduction in a multi-clock domain transceiver Oct. 23, 2001
6304622 Flexible bit rate clock recovery unit Oct. 16, 2001
6304623 Precision timing generator system and method Oct. 16, 2001
6301318 Pipelined phase detector for clock recovery Oct. 9, 2001
6298104 Clock recovery circuit Oct. 2, 2001
6298105 Method and apparatus for a low skew, low standby power clock network Oct. 2, 2001
6298315 Method and apparatus for analyzing measurements Oct. 2, 2001
6291979 Apparatus for and method of detecting a delay fault Sep. 18, 2001
6288656 Receive deserializer for regenerating parallel data serially transmitted over multiple channels Sep. 11, 2001
6289065 FIFO status indicator Sep. 11, 2001
6282253 Post-filtered recirculating delay-locked loop and method for producing a clock signal Aug. 28, 2001
6278710 Enhancements to time synchronization in distributed systems Aug. 21, 2001
6278749 Data detector and method for detecting data Aug. 21, 2001
6275544 Baseband receiver apparatus and method Aug. 14, 2001
6275553 Digital PLL circuit and clock generation method Aug. 14, 2001
6275554 Digital symbol timing recovery network Aug. 14, 2001
6272138 Method and apparatus for reducing jitter or wander on internetworking between ATM network and PDH network Aug. 7, 2001
6272195 Method and apparatus for correcting signal skew differentials between two interconnected devices Aug. 7, 2001
6269135 Digital phase discriminations based on frequency sampling Jul. 31, 2001
6269137 Method and apparatus for fast burst mode data recovery Jul. 31, 2001
6266377 Method of timing recovery convergence monitoring in modems Jul. 24, 2001
6262999 Generation of primary rate clocks from correction values derived from the received Synchronous Residual Time Stamp Jul. 17, 2001
6263034 Circuit and technique for digital reduction of jitter transfer Jul. 17, 2001
6263035 System and method for adjusting a phase angle of a recovered data clock signal from a received data signal Jul. 17, 2001
6252850 Adaptive digital clock recovery Jun. 26, 2001
6246276 Clock signal cleaning circuit Jun. 12, 2001
6246281 Absolute phasing circuit Jun. 12, 2001
6246737 Apparatus for measuring intervals between signal edges Jun. 12, 2001

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Next


 
 
  Recently Added Patents
Fitted disposable toilet seat cover
Contact lens
Semiconductor device and method of producing the same
Method of manufacturing multilayer wiring board
Apparatus for electrostatic coating
Vehicle headlight
Warped stitched papermaker's forming fabric
  Randomly Featured Patents
Piggyback belt drive assembly
Process and catalyst for producing syndiotactic polymers
Multi-layer paper machine wire with weft binding yarns
High strength gear and method of producing the same
Subject table for a mammography apparatus
Method for reducing incidence of periparturient disorders in cows
Watch bracelet
Method for making a thermoplastic composite tubular member such as a golf shaft
Interferometrically tuned laser resonator
Azlactone chain transfer agents for radical polymerization