Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Communications
Class Information
Number: 375/294
Name: Pulse or digital communications > Multilevel > Synchronized > Phase locked loop
Description: Subject matter having a closed-loop electronic servomechanism the output of which locks onto and tracks a received clock signal to provide the frequency and phase aligned receiver clock.










Patents under this class:
1 2 3

Patent Number Title Of Patent Date Issued
8665929 Method and device for deterministic timing acquiring and tracking Mar. 4, 2014
8634512 Two point modulation digital phase locked loop Jan. 21, 2014
8625730 Phase locked loop, CDR circuit, and receiving circuit Jan. 7, 2014
8619937 Integrated CMOS clock generator with a self-biased phase locked loop circuit Dec. 31, 2013
8611486 Adjustment of clock signals regenerated from a data stream Dec. 17, 2013
8565705 Oscillator circuit, radio communication device and semiconductor integrated circuit Oct. 22, 2013
8547882 Wireless communication apparatus, mobile wireless communications control method, and wireless station Oct. 1, 2013
8509369 Frequency synthesis system with self-calibrated loop stability and bandwidth Aug. 13, 2013
8494085 Method and system for bandwidth calibration for a phase locked loop (PLL) Jul. 23, 2013
8494105 Apparatus and method for providing digital representation of time difference between clocks Jul. 23, 2013
8494092 CDR with sigma-delta noise-shaped control Jul. 23, 2013
8433026 Multi-rate digital phase locked loop Apr. 30, 2013
8428211 Lock detection circuit and method for phase locked loop system Apr. 23, 2013
8401493 Frequency synthesizer and related method for generating wideband signals Mar. 19, 2013
8385485 Adaptive control of clock spread to mitigate radio frequency interference Feb. 26, 2013
8363703 System and method for phase detection Jan. 29, 2013
8315349 Bang-bang phase detector with sub-rate clock Nov. 20, 2012
8310983 Method and apparatus for performing timing synchronization in a wireless communication system Nov. 13, 2012
8306147 4X over-sampling data recovery method and system Nov. 6, 2012
8289096 Wide band polar modulator Oct. 16, 2012
8284816 Push-pull spread spectrum clock signal generator Oct. 9, 2012
8254500 Channel equalization with SCDMA modulation Aug. 28, 2012
8218598 Method to program the starting phase of the spread spectrum Jul. 10, 2012
8213560 PLL circuit Jul. 3, 2012
8204166 Clock circuit with clock transfer capability and method Jun. 19, 2012
8189724 Closed loop power normalized timing recovery for 8 VSB modulated signals May. 29, 2012
8160192 Signal interleaving for serial clock and data recovery Apr. 17, 2012
8121200 Multi-level LVDS data transmission with embedded word clock Feb. 21, 2012
8098737 Robust multi-tuner/multi-channel audio/video rendering on a single-chip high-definition digital multimedia receiver Jan. 17, 2012
8094769 Phase-locked loop system with a phase-error spreading circuit Jan. 10, 2012
8036318 Clock and data recovery circuit Oct. 11, 2011
8027409 Noise prediction-based signal detection and cross-talk mitigation Sep. 27, 2011
8018914 Radio communication device, demodulation method, and frequency deflection correction circuit Sep. 13, 2011
7983370 Clock and data recovery circuit Jul. 19, 2011
7916780 Adaptive equalizer for use with clock and data recovery circuit of serial communication link Mar. 29, 2011
7907694 Adaptive control of clock spread to mitigate radio frequency interference Mar. 15, 2011
7869549 Automatic gain control system with self-adaptive attack and decay time Jan. 11, 2011
7869769 Method and apparatus for reconfigurable frequency generation Jan. 11, 2011
7869782 Multi-mode transmit and receive PLL Jan. 11, 2011
7864834 Estimating digital frequency synthesizer jitter Jan. 4, 2011
7830280 Semiconductor devices, a system including semiconductor devices and methods thereof Nov. 9, 2010
7830986 Method and apparatus for a phase/frequency locked loop Nov. 9, 2010
7826563 High speed multi-modulus prescalar divider Nov. 2, 2010
7817767 Processor-controlled clock-data recovery Oct. 19, 2010
7796708 Adaptive receiver loops with weighted decision-directed error Sep. 14, 2010
7792497 Method and apparatus for frequency synthesizing Sep. 7, 2010
7787575 Method and system for wide-range synchronization to alternating current power signals Aug. 31, 2010
7778344 System and method for combining a plurality of signals of various phases having a wide frequency range Aug. 17, 2010
7746956 Method and system for bandwidth calibration for a phase locked loop (PLL) Jun. 29, 2010
7738618 Multiband PLL arrangement and a method of controlling such arrangement Jun. 15, 2010

1 2 3










 
 
  Recently Added Patents
Cable preparation tool
Content protection apparatus and content encryption and decryption apparatus using white-box encryption table
System and method for detecting executable machine instructions in a data stream
Wafer processing method and system using multi-zone chuck
Persistent luminescence nanoparticles used in the form of a diagnosis agent for in vivo optical imaging
Permitting access of slave device from master device based on process ID's
High damage threshold frequency conversion system
  Randomly Featured Patents
Frame joint construction for bicycles and the like
Laser glasses with high damage threshold and method of making such glasses
Recording apparatus with conveyor cleaning mechanism
Fabrication of low resistance, non-alloyed, OHMIC contacts to INP using non-stoichiometric INP layers
Hydraulic drive device for work machine
Light source device and projector utilizing the same
Refreshing dynamic memory cells in a memory circuit and a memory circuit
Method of manufacturing a high density connector system
Composite wine aging container with reversible wood end covers
Wire electric discharge machine