| |
 |
|
Class Information
Number: 365/95
Name: Static information storage and retrieval > Read only systems (i.e.. semipermanent) > With override (i.e., latent images)
Description: Subject matter wherein the original information may be temporarily overridden, i.e., memory may be operated as read/write with read only information recoverable.
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7433224 |
System and method for forcing an SRAM into a known state during power-up |
Oct. 7, 2008 |
| 5517634 |
Disk drive system including a DRAM array and associated method for programming initial information into the array |
May. 14, 1996 |
| 5341492 |
Frame conversion circuit including initial value input circuit |
Aug. 23, 1994 |
| 5230058 |
IC chip having volatile memory cells simultaneously loaded with initialization data from uniquely associated non-volatile memory cells via switching transistors |
Jul. 20, 1993 |
| 5175831 |
System register initialization technique employing a non-volatile/read only memory |
Dec. 29, 1992 |
| 5148390 |
Memory cell with known state on power up |
Sep. 15, 1992 |
| 5051958 |
Nonvolatile static memory device utilizing separate power supplies |
Sep. 24, 1991 |
| 5018102 |
Memory having selected state on power-up |
May. 21, 1991 |
| 5008857 |
Semiconductor memory device provided with an improved system for detecting the positions using a redundant structure |
Apr. 16, 1991 |
| 4985866 |
Compound semiconductor memory device having redundant circuit configuration |
Jan. 15, 1991 |
| 4862420 |
Internal interleaving type semiconductor memory device |
Aug. 29, 1989 |
| 4855803 |
Selectively definable semiconductor device |
Aug. 8, 1989 |
| 4740714 |
Enhancement-depletion CMOS circuit with fixed output |
Apr. 26, 1988 |
| 4716552 |
Method and apparatus for non-destructive access of volatile and non-volatile data in a shadow memory array |
Dec. 29, 1987 |
| 4694431 |
Semiconductor memory device with increased adaptability |
Sep. 15, 1987 |
| 4684826 |
Programmable asynchronous register initialization circuit |
Aug. 4, 1987 |
| 4646269 |
Multiple programmable initialize words in a programmable read only memory |
Feb. 24, 1987 |
| 4609999 |
RAM memory cell with electrically programmable non-volatile memory element |
Sep. 2, 1986 |
| 4594688 |
Power supply circuit for flip-flop memory |
Jun. 10, 1986 |
| 4584669 |
Memory cell with latent image capabilities |
Apr. 22, 1986 |
| 4570237 |
Microprocessor |
Feb. 11, 1986 |
| 4429326 |
I.sup.2 L Memory with nonvolatile storage |
Jan. 31, 1984 |
| 4418401 |
Latent image ram cell |
Nov. 29, 1983 |
| 4396996 |
Monolithic static memory cell and method for its operation |
Aug. 2, 1983 |
| 4366560 |
Power down detector |
Dec. 28, 1982 |
| 4326270 |
Preset circuit for information storage devices |
Apr. 20, 1982 |
| 4289982 |
Apparatus for programming a dynamic EPROM |
Sep. 15, 1981 |
| 4224686 |
Electrically alterable memory cell |
Sep. 23, 1980 |
| 4149268 |
Dual function memory |
Apr. 10, 1979 |
| 3980476 |
Imaging system |
Sep. 14, 1976 |
|
|
|
