 |
|
 |
| |
 |
|
Class Information
Number: 365/230.04
Name: Static information storage and retrieval > Addressing > Plural blocks or banks > Alternate addressing (e.g., even/odd)
Description: Subject matter which successively addresses memory elements in different blocks or banks.
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7596035 |
Memory device bit line sensing system and method that compensates for bit line resistance variations |
Sep. 29, 2009 |
| 7573760 |
Integrated circuit for sampling a sequence of data packets at a data output |
Aug. 11, 2009 |
| 7558127 |
Data output circuit and method in DDR synchronous semiconductor device |
Jul. 7, 2009 |
| 7558102 |
Device and method having a memory array storing each bit in multiple memory cells |
Jul. 7, 2009 |
| 7554874 |
Method and apparatus for mapping memory |
Jun. 30, 2009 |
| 7525867 |
Storage circuit and method therefor |
Apr. 28, 2009 |
| 7518911 |
Method and system for programming multi-state non-volatile memory devices |
Apr. 14, 2009 |
| 7492658 |
Apparatus and method for self-refreshing dynamic random access memory cells |
Feb. 17, 2009 |
| 7480199 |
Method for low power refresh of a dynamic random access memory using a slower refresh rate than a normal refresh rate |
Jan. 20, 2009 |
| 7463536 |
Memory array incorporating two data busses for memory array block selection |
Dec. 9, 2008 |
| 7464231 |
Method for self-timed data ordering for multi-data rate memories |
Dec. 9, 2008 |
| 7460430 |
Memory devices having reduced coupling noise between wordlines |
Dec. 2, 2008 |
| 7453761 |
Method and system for low cost line buffer system design |
Nov. 18, 2008 |
| 7453758 |
Control system for a dynamic random access memory and method of operation thereof |
Nov. 18, 2008 |
| 7450461 |
Semiconductor memory device and transmission/reception system provided with the same |
Nov. 11, 2008 |
| 7420874 |
Integrated circuit memory device, system and method having interleaved row and column control |
Sep. 2, 2008 |
| 7417899 |
Method of verifying flash memory device |
Aug. 26, 2008 |
| 7411858 |
Dual-plane type flash memory device having random program function and program operation method thereof |
Aug. 12, 2008 |
| 7382670 |
Semiconductor integrated circuit device |
Jun. 3, 2008 |
| 7376026 |
Integrated semiconductor memory having sense amplifiers selectively activated at different timing |
May. 20, 2008 |
| 7376021 |
Data output circuit and method in DDR synchronous semiconductor device |
May. 20, 2008 |
| 7362650 |
Memory arrangement having a plurality of RAM chips |
Apr. 22, 2008 |
| 7362640 |
Apparatus and method for self-refreshing dynamic random access memory cells |
Apr. 22, 2008 |
| 7350044 |
Data move method and apparatus |
Mar. 25, 2008 |
| 7321949 |
Memory device including self-ID information |
Jan. 22, 2008 |
| 7319622 |
Bitline shielding for thyristor-based memory |
Jan. 15, 2008 |
| 7302505 |
Receiver multi-protocol interface and applications thereof |
Nov. 27, 2007 |
| 7297996 |
Semiconductor memory device for storing data in memory cells as complementary information |
Nov. 20, 2007 |
| 7290098 |
Method and apparatus for interleaving data streams |
Oct. 30, 2007 |
| 7290118 |
Address control system for a memory storage device |
Oct. 30, 2007 |
| 7283409 |
Data monitoring for single event upset in a programmable logic device |
Oct. 16, 2007 |
| 7274617 |
Non-volatile semiconductor memory |
Sep. 25, 2007 |
| 7269087 |
Semiconductor memory device |
Sep. 11, 2007 |
| 7266651 |
Method for in-place memory interleaving and de-interleaving |
Sep. 4, 2007 |
| 7260015 |
Memory device and method having multiple internal data buses and memory bank interleaving |
Aug. 21, 2007 |
| 7260016 |
Non-volatile semiconductor memory device and writing method therefor |
Aug. 21, 2007 |
| 7260017 |
Non-volatile memory device having buffer memory with improve read speed |
Aug. 21, 2007 |
| 7257047 |
Page buffer circuit of flash memory device with improved read operation function and method of controlling read operation thereof |
Aug. 14, 2007 |
| 7254690 |
Pipelined semiconductor memories and systems |
Aug. 7, 2007 |
| 7245147 |
Interface for a programmable logic device |
Jul. 17, 2007 |
| 7225312 |
Multi-bank memory accesses using posted writes |
May. 29, 2007 |
| 7219185 |
Apparatus and method for selecting instructions for execution based on bank prediction of a multi-bank cache |
May. 15, 2007 |
| 7219200 |
Method of accessing matrix data with address translation circuit that enables quick serial access in row or column directions |
May. 15, 2007 |
| 7209405 |
Memory device and method having multiple internal data buses and memory bank interleaving |
Apr. 24, 2007 |
| 7193899 |
Erase block data splitting |
Mar. 20, 2007 |
| 7190413 |
Memory video data storage structure optimized for small 2-D data transfer |
Mar. 13, 2007 |
| 7184352 |
Memory system and method using ECC to achieve low power refresh |
Feb. 27, 2007 |
| 7164607 |
Dual bus memory burst architecture |
Jan. 16, 2007 |
| 7154807 |
Semiconductor memory storage device and its control method |
Dec. 26, 2006 |
| 7154808 |
Semiconductor memory device for simultaneously testing blocks of cells |
Dec. 26, 2006 |
|
|
|
 |
|
 |
|
| |
Randomly Featured Patents |
|
