| |
 |
|
Class Information
Number: 365/190
Name: Static information storage and retrieval > Read/write circuit > For complementary information
Description: Subject matter wherein the read/write circuit is used with a memory cell containing complementary information.
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7613054 |
SRAM device with enhanced read/write operations |
Nov. 3, 2009 |
| 7609573 |
Embedded memory databus architecture |
Oct. 27, 2009 |
| 7609542 |
Implementing enhanced SRAM read performance sort ring oscillator (PSRO) |
Oct. 27, 2009 |
| 7606087 |
Semiconductor memory device and over driving method thereof |
Oct. 20, 2009 |
| 7606062 |
Ultra low voltage and minimum operating voltage tolerant register file |
Oct. 20, 2009 |
| 7602657 |
Semiconductor memory device having floating body cell |
Oct. 13, 2009 |
| 7602653 |
Multimode data buffer and method for controlling propagation delay time |
Oct. 13, 2009 |
| 7596040 |
Methods and apparatus for improved write characteristics in a low voltage SRAM |
Sep. 29, 2009 |
| 7573769 |
Enable signal generator counteracting delay variations for producing a constant sense amplifier enable signal and methods thereof |
Aug. 11, 2009 |
| 7573755 |
Data amplifying circuit for semiconductor integrated circuit |
Aug. 11, 2009 |
| 7567477 |
Bias sensing in sense amplifiers through a voltage-coupling/decoupling device |
Jul. 28, 2009 |
| 7567452 |
Multi-level dynamic memory device having open bit line structure and method of driving the same |
Jul. 28, 2009 |
| 7564726 |
Semiconductor memory device |
Jul. 21, 2009 |
| 7542334 |
Bistable latch circuit implemented with nanotube-based switching elements |
Jun. 2, 2009 |
| 7539070 |
Semiconductor memory apparatus and method of resetting input/output lines of the same |
May. 26, 2009 |
| 7535750 |
Asymmetrical random access memory cell, and a memory comprising asymmetrical memory cells |
May. 19, 2009 |
| 7529144 |
Hierarchical semiconductor memory device capable of carrying out a disturb refresh test on a memory array basis |
May. 5, 2009 |
| 7525867 |
Storage circuit and method therefor |
Apr. 28, 2009 |
| 7515486 |
Multimode data buffer and method for controlling propagation delay time |
Apr. 7, 2009 |
| 7512019 |
High speed digital signal input buffer and method using pulsed positive feedback |
Mar. 31, 2009 |
| 7505348 |
Balanced and bi-directional bit line paths for memory arrays with programmable memory cells |
Mar. 17, 2009 |
| 7499310 |
Bit line voltage supply circuit in semiconductor memory device and voltage supplying method therefor |
Mar. 3, 2009 |
| 7489588 |
Semiconductor memory device having a main amplifier equipped with a current control circuit in a burst read operation |
Feb. 10, 2009 |
| 7486580 |
Wide databus architecture |
Feb. 3, 2009 |
| 7480199 |
Method for low power refresh of a dynamic random access memory using a slower refresh rate than a normal refresh rate |
Jan. 20, 2009 |
| 7480189 |
Cross-coupled write circuit |
Jan. 20, 2009 |
| 7480170 |
Method and apparatus for implementing enhanced SRAM read performance sort ring oscillator (PSRO) |
Jan. 20, 2009 |
| 7474548 |
Semiconductor memory device and method for manufacturing the same |
Jan. 6, 2009 |
| 7463537 |
Global bit select circuit interface with dual read and write bit line pairs |
Dec. 9, 2008 |
| 7457171 |
Integrated semiconductor memory with transmission of data via a data interface |
Nov. 25, 2008 |
| 7450454 |
Low voltage data path in memory array |
Nov. 11, 2008 |
| 7436720 |
Semiconductor memory device |
Oct. 14, 2008 |
| 7436696 |
Read-preferred SRAM cell design |
Oct. 14, 2008 |
| 7433223 |
Memory devices including floating body transistor capacitorless memory cells and related methods |
Oct. 7, 2008 |
| 7433217 |
Content addressable memory cell configurable between multiple modes and method therefor |
Oct. 7, 2008 |
| 7430147 |
Precharge apparatus |
Sep. 30, 2008 |
| 7414906 |
Memory component having a novel arrangement of the bit lines |
Aug. 19, 2008 |
| 7411844 |
Semiconductor memory device having a redundancy information memory directly connected to a redundancy control circuit |
Aug. 12, 2008 |
| 7411813 |
Semiconductor device |
Aug. 12, 2008 |
| 7408813 |
Block erase for volatile memory |
Aug. 5, 2008 |
| 7397722 |
Multiple block memory with complementary data path |
Jul. 8, 2008 |
| 7391643 |
Semiconductor memory device and writing method thereof |
Jun. 24, 2008 |
| 7388773 |
Random access memory with a plurality of symmetrical memory cells |
Jun. 17, 2008 |
| 7379341 |
Loading data with error detection in a power on sequence of flash memory device |
May. 27, 2008 |
| 7362624 |
Transistor level shifter circuit |
Apr. 22, 2008 |
| 7360050 |
Integrated circuit memory device having delayed write capability |
Apr. 15, 2008 |
| 7359268 |
Semiconductor memory device for low voltage |
Apr. 15, 2008 |
| 7345909 |
Low-power SRAM memory cell |
Mar. 18, 2008 |
| RE40132 |
Large scale integrated circuit with sense amplifier circuits for low voltage operation |
Mar. 4, 2008 |
| 7339839 |
Triggering of IO equilibrating ending signal with firing of column access signal |
Mar. 4, 2008 |
|
|
|
