| |
 |
|
Class Information
Number: 365/103
Name: Static information storage and retrieval > Read only systems (i.e.. semipermanent) > Semiconductive
Description: Subject matter wherein the storage element is a semiconductor.
Sub-classes under this class:
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7589990 |
Semiconductor ROM device and manufacturing method thereof |
Sep. 15, 2009 |
| 7545019 |
Integrated circuit including logic portion and memory portion |
Jun. 9, 2009 |
| 7518900 |
Memory |
Apr. 14, 2009 |
| 7480166 |
Memory cell structure of metal programmable read only memory having bit cells with a shared transistor cell |
Jan. 20, 2009 |
| 7433224 |
System and method for forcing an SRAM into a known state during power-up |
Oct. 7, 2008 |
| 7411808 |
Method for reading ROM cell |
Aug. 12, 2008 |
| 7394088 |
Thermally contained/insulated phase change memory device and method (combined) |
Jul. 1, 2008 |
| 7245000 |
Electrically isolated pillars in active devices |
Jul. 17, 2007 |
| 7219271 |
Memory device and method for redundancy/self-repair |
May. 15, 2007 |
| 7215563 |
Multi-layered memory cell structure |
May. 8, 2007 |
| 7212432 |
Resistive memory cell random access memory device and method of fabrication |
May. 1, 2007 |
| 7177181 |
Current sensing method and apparatus particularly useful for a memory array of cells having diode-like characteristics |
Feb. 13, 2007 |
| 7131033 |
Substrate configurable JTAG ID scheme |
Oct. 31, 2006 |
| 7110278 |
Crosspoint memory array utilizing one time programmable antifuse cells |
Sep. 19, 2006 |
| 7075809 |
Memory cell structure of metal programmable read only memory having bit cells with a shared transistor cell |
Jul. 11, 2006 |
| 7015553 |
Compact mask programmable ROM |
Mar. 21, 2006 |
| 6943395 |
Phase random access memory with high density |
Sep. 13, 2005 |
| 6940770 |
Method for precharging word and bit lines for selecting memory cells within a memory array |
Sep. 6, 2005 |
| 6922356 |
Method of operation for a programmable circuit |
Jul. 26, 2005 |
| 6917533 |
Radiation-hardened programmable device |
Jul. 12, 2005 |
| 6912146 |
Using an MOS select gate for a phase change memory |
Jun. 28, 2005 |
| 6867995 |
Read only memory configuration to reduce capacitance effect between numbers of bit lines |
Mar. 15, 2005 |
| 6865100 |
6F2 architecture ROM embedded DRAM |
Mar. 8, 2005 |
| 6848071 |
Method and apparatus for updating an error-correcting code during a partial line store |
Jan. 25, 2005 |
| 6822888 |
Semiconductor memory cell and memory array using a breakdown phenomena in an ultra-thin dielectric |
Nov. 23, 2004 |
| 6809948 |
Mask programmable read-only memory (ROM) cell |
Oct. 26, 2004 |
| 6781902 |
Semiconductor memory device and method of testing short circuits between word lines and bit lines |
Aug. 24, 2004 |
| 6771528 |
Memory cell structure of metal programmable read only memory having bit cells with a shared transistor cell |
Aug. 3, 2004 |
| 6750101 |
Method of manufacturing self-aligned, programmable phase change memory |
Jun. 15, 2004 |
| 6674661 |
Dense metal programmable ROM with the terminals of a programmed memory transistor being shorted together |
Jan. 6, 2004 |
| 6667902 |
Semiconductor memory cell and memory array using a breakdown phenomena in an ultra-thin dielectric |
Dec. 23, 2003 |
| 6661691 |
Interconnection structure and methods |
Dec. 9, 2003 |
| 6636434 |
Multibit memory point memory |
Oct. 21, 2003 |
| 6624485 |
Three-dimensional, mask-programmed read only memory |
Sep. 23, 2003 |
| 6602671 |
Semiconductor nanocrystals for inventory control |
Aug. 5, 2003 |
| 6600673 |
Compilable writeable read only memory (ROM) built with register arrays |
Jul. 29, 2003 |
| 6587387 |
Device and method for testing mask ROM for bitline to bitline isolation leakage |
Jul. 1, 2003 |
| 6587394 |
Programmable address logic for solid state diode-based memory |
Jul. 1, 2003 |
| 6579760 |
Self-aligned, programmable phase change memory |
Jun. 17, 2003 |
| 6570235 |
Cells array of mask read only memory |
May. 27, 2003 |
| 6496423 |
Chip ID register configuration |
Dec. 17, 2002 |
| 6487129 |
Semiconductor apparatus |
Nov. 26, 2002 |
| 6477083 |
Select transistor architecture for a virtual ground non-volatile memory cell array |
Nov. 5, 2002 |
| 6473327 |
Semiconductor memory having a pair of bank select drivers driving each bank select line |
Oct. 29, 2002 |
| 6442058 |
Control circuit and semiconductor device including same |
Aug. 27, 2002 |
| 6434433 |
External components for a microprocessor system for control of plural control elements and operating method |
Aug. 13, 2002 |
| 6385074 |
Integrated circuit structure including three-dimensional memory array |
May. 7, 2002 |
| 6377493 |
Semiconductor apparatus |
Apr. 23, 2002 |
| 6351406 |
Vertically stacked field programmable nonvolatile memory and method of fabrication |
Feb. 26, 2002 |
| 6347047 |
Mask ROM semiconductor memory device capable of synchronizing the activation of the sense amplifier and of the word line |
Feb. 12, 2002 |
|
|
|
