| |
 |
|
Class Information
Number: 345/558
Name: Computer graphics processing, operator interface processing, and selective visual display systems > Computer graphics display memory system > First in first out (i.e., fifo)
Description: Subject matter wherein a memory is used in which data are removed in the same order that they were stored, i.e., first in is first out.
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7400328 |
Complex-shaped video overlay using multi-bit row and column index registers |
Jul. 15, 2008 |
| 7366935 |
High speed bus with alignment, re-timing and buffer underflow/overflow detection enhancements |
Apr. 29, 2008 |
| 7349027 |
Scan converter |
Mar. 25, 2008 |
| 7333116 |
Data processor having unified memory architecture using register to optimize memory access |
Feb. 19, 2008 |
| 7321369 |
Method and apparatus for synchronizing processing of multiple asynchronous client queues on a graphics controller device |
Jan. 22, 2008 |
| RE39898 |
Apparatus, systems and methods for controlling graphics and video data in multimedia data processing and display systems |
Oct. 30, 2007 |
| 7287107 |
Method and apparatus for passive PCI throttling in a remote server management controller |
Oct. 23, 2007 |
| 7274371 |
Display controller and associated method |
Sep. 25, 2007 |
| 7259765 |
Head/data scheduling in 3D graphics |
Aug. 21, 2007 |
| 7248265 |
System and method for processing graphics operations with graphics processing unit |
Jul. 24, 2007 |
| 7243253 |
Repeating switching of a cross-connect and a timing source in a network element through the use of a phase adjuster |
Jul. 10, 2007 |
| 7215339 |
Method and apparatus for video underflow detection in a raster engine |
May. 8, 2007 |
| 7164427 |
Apparatus, method and system with a graphics-rendering engine having a time allocator |
Jan. 16, 2007 |
| 7081896 |
Memory request timing randomizer |
Jul. 25, 2006 |
| 7071944 |
Video and graphics system with parallel processing of graphics windows |
Jul. 4, 2006 |
| 7064764 |
Liquid crystal display control device |
Jun. 20, 2006 |
| 7050063 |
3-D rendering texture caching scheme |
May. 23, 2006 |
| 7034840 |
Method for an image reducing processing circuit |
Apr. 25, 2006 |
| 7006115 |
Supporting variable line length in digital display timing controllers using data enable signal |
Feb. 28, 2006 |
| 6999090 |
Data processing apparatus, data processing method, information storing medium, and computer program |
Feb. 14, 2006 |
| 6999089 |
Overlay scan line processing |
Feb. 14, 2006 |
| 6995770 |
Command list controller for controlling hardware based on an instruction received from a central processing unit |
Feb. 7, 2006 |
| 6989837 |
System and method for processing memory with YCbCr 4:2:0 planar video data format |
Jan. 24, 2006 |
| 6975309 |
Display driver, and display unit and electronic instrument using the same |
Dec. 13, 2005 |
| 6956577 |
Embedded memory system and method including data error correction |
Oct. 18, 2005 |
| 6943800 |
Method and apparatus for updating state data |
Sep. 13, 2005 |
| 6940516 |
Method and apparatus for video underflow detection in a raster engine |
Sep. 6, 2005 |
| 6937242 |
3-D graphics chip with embedded DRAM buffers |
Aug. 30, 2005 |
| 6917366 |
System and method for aligning multi-channel coded data over multiple clock periods |
Jul. 12, 2005 |
| 6897874 |
Method and apparatus for providing overlay images |
May. 24, 2005 |
| 6870518 |
Controlling two monitors with transmission of display data using a fifo buffer |
Mar. 22, 2005 |
| 6847369 |
Optimized packing of loose data in a graphics queue |
Jan. 25, 2005 |
| 6831653 |
Graphics pixel packing for improved fill rate performance |
Dec. 14, 2004 |
| 6812928 |
Performance texture mapping by combining requests for image data |
Nov. 2, 2004 |
| 6803916 |
Rasterization using two-dimensional tiles and alternating bins for improved rendering utilization |
Oct. 12, 2004 |
| 6802036 |
High-speed first-in-first-out buffer |
Oct. 5, 2004 |
| 6791559 |
Parameter circular buffers |
Sep. 14, 2004 |
| 6784889 |
Memory system and method for improved utilization of read and write bandwidth of a graphics processing system |
Aug. 31, 2004 |
| 6784892 |
Fully associative texture cache having content addressable memory and method for use thereof |
Aug. 31, 2004 |
| 6775421 |
Method and apparatus of image processing while inputting image data |
Aug. 10, 2004 |
| 6766410 |
System and method for reordering fragment data based upon rasterization direction |
Jul. 20, 2004 |
| 6756988 |
Display FIFO memory management system |
Jun. 29, 2004 |
| 6741253 |
Embedded memory system and method including data error correction |
May. 25, 2004 |
| 6741256 |
Predictive optimizer for DRAM memory |
May. 25, 2004 |
| 6741257 |
Graphics engine command FIFO for programming multiple registers using a mapping index with register offsets |
May. 25, 2004 |
| 6738101 |
Information outputting apparatus, information reporting method and information signal supply route selecting method |
May. 18, 2004 |
| 6704023 |
3-D graphics chip with embedded DRAMbuffers |
Mar. 9, 2004 |
| 6700582 |
Method and system for buffer management |
Mar. 2, 2004 |
| 6693641 |
Calculating display mode values |
Feb. 17, 2004 |
| 6677953 |
Hardware viewport system and method for use in a graphics pipeline |
Jan. 13, 2004 |
|
|
|
