| |
 |
|
Class Information
Number: 341/104
Name: Coded data generation or conversion > Digital code to digital code converters > Binary to decimal
Description: Subject matter for converting digital signals which represent a number in a system having a base of two to signals where each digit of a number expressed in a system having a base ten is represented by a "one" in an appropriate one of the ten bit positions.
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7439887 |
Method and apparatus for GIF decompression using fixed-size codeword table |
Oct. 21, 2008 |
| 6822590 |
Printing quality checking apparatus of printing press |
Nov. 23, 2004 |
| 6639527 |
Inkjet printing system with an intermediate transfer member between the print engine and print medium |
Oct. 28, 2003 |
| 6587070 |
Digital base-10 logarithm converter |
Jul. 1, 2003 |
| 6525679 |
Binary to decimal coder/decoder |
Feb. 25, 2003 |
| 6437715 |
Decimal to binary coder/decoder |
Aug. 20, 2002 |
| 5796641 |
System and table-based method for converting binary floating-point numbers to a decimal representation |
Aug. 18, 1998 |
| 5557270 |
Dual conversion decoder |
Sep. 17, 1996 |
| 4972187 |
Numeric encoding method and apparatus for neural networks |
Nov. 20, 1990 |
| 4792793 |
Converting numbers between binary and another base |
Dec. 20, 1988 |
| 4724420 |
Method and apparatus for quasi-analog reconstructions of amplitude and frequency varying analog input signals |
Feb. 9, 1988 |
| 4719450 |
Method and system for binary-to-decimal interconversion |
Jan. 12, 1988 |
| 4672360 |
Apparatus and method for converting a number in binary format to a decimal format |
Jun. 9, 1987 |
| 4350905 |
Complementary MOS logic decoder circuit |
Sep. 21, 1982 |
| 4308526 |
Binary to one of N decoder having a true and a complement output |
Dec. 29, 1981 |
| 4295126 |
MOS-Binary-to-decimal code converter |
Oct. 13, 1981 |
| 4049955 |
Temporary memory for calculator-recorder system |
Sep. 20, 1977 |
| 4042915 |
MOS dynamic random access memory having an improved address decoder circuit |
Aug. 16, 1977 |
| 4032764 |
Means and method for generating permutations of a square |
Jun. 28, 1977 |
| 3973248 |
Non-conservative bubble logic circuits |
Aug. 3, 1976 |
|
|
|
