| |
 |
|
Class Information
Number: 326/47
Name: Electronic digital logic circuitry > Multifunctional or programmable (e.g., universal, etc.) > Significant integrated structure, layout, or layout interconnections
Description: Subject matter including an arrangement of components fabricated in a semiconductor material or integrated circuit chip with significant design emphasis on the topological arrangement of the components and their circuit connectors.
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7626845 |
Voltage programming switch for one-time-programmable (OTP) memories |
Dec. 1, 2009 |
| 7626418 |
Configurable interface |
Dec. 1, 2009 |
| 7622949 |
Transferring data in a parallel processing environment |
Nov. 24, 2009 |
| 7622950 |
GPIO mux/dynamic port configuration |
Nov. 24, 2009 |
| 7622951 |
Via programmable gate array with offset direct connections |
Nov. 24, 2009 |
| 7622952 |
Periphery clock signal distribution circuitry for structured ASIC devices |
Nov. 24, 2009 |
| 7623397 |
Semiconductor device |
Nov. 24, 2009 |
| 7616025 |
Programmable logic device adapted to enter a low-power mode |
Nov. 10, 2009 |
| 7616027 |
Configurable circuits, IC's and systems |
Nov. 10, 2009 |
| 7609086 |
Crossbar control circuit |
Oct. 27, 2009 |
| 7605604 |
Integrated circuits with novel handshake logic |
Oct. 20, 2009 |
| 7605605 |
Programmable logic cells with local connections |
Oct. 20, 2009 |
| 7602216 |
Integrated circuit device and electronic instrument |
Oct. 13, 2009 |
| 7592832 |
Adjustable transistor body bias circuitry |
Sep. 22, 2009 |
| 7592834 |
Logic block control architectures for programmable logic devices |
Sep. 22, 2009 |
| 7586326 |
Integrated circuit apparatus |
Sep. 8, 2009 |
| 7583102 |
Testing of input/output devices of an integrated circuit |
Sep. 1, 2009 |
| 7579868 |
Architecture for routing resources in a field programmable gate array |
Aug. 25, 2009 |
| 7579867 |
Restructuring data from a trace buffer of a configurable IC |
Aug. 25, 2009 |
| 7579866 |
Programmable logic device with configurable override of region-wide signals |
Aug. 25, 2009 |
| 7576565 |
Crossbar waveform driver circuit |
Aug. 18, 2009 |
| 7573297 |
Flexible macrocell interconnect |
Aug. 11, 2009 |
| 7570077 |
Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements |
Aug. 4, 2009 |
| 7570079 |
Level-restoring buffers for programmable interconnect circuits and method for building the same |
Aug. 4, 2009 |
| 7568177 |
System and method for power gating of an integrated circuit |
Jul. 28, 2009 |
| 7564260 |
VPA interconnect circuit |
Jul. 21, 2009 |
| 7564261 |
Embedding memory between tile arrangement of a configurable IC |
Jul. 21, 2009 |
| 7564262 |
Crossbar comparator |
Jul. 21, 2009 |
| 7557613 |
Scalable non-blocking switching network for programmable logic |
Jul. 7, 2009 |
| 7557610 |
Columnar floorplan |
Jul. 7, 2009 |
| 7557608 |
Passgate structures for use in low-voltage applications |
Jul. 7, 2009 |
| 7557605 |
Heterogeneous configurable integrated circuit |
Jul. 7, 2009 |
| 7554357 |
Efficient configuration of daisy-chained programmable logic devices |
Jun. 30, 2009 |
| 7554358 |
Programmable logic devices with user non-volatile memory |
Jun. 30, 2009 |
| 7555738 |
Integrated structure layout and layout of interconnections for an instruction execution unit of an integrated circuit chip |
Jun. 30, 2009 |
| 7550324 |
Interface port for electrically programmed fuses in a programmable logic device |
Jun. 23, 2009 |
| 7548089 |
Structures and methods to avoiding hold time violations in a programmable logic device |
Jun. 16, 2009 |
| 7548095 |
Isolation scheme for static and dynamic FPGA partial programming |
Jun. 16, 2009 |
| 7545169 |
FPGA architecture having two-level cluster input interconnect scheme without bandwidth limitation |
Jun. 9, 2009 |
| 7545168 |
Clock tree network in a field programmable gate array |
Jun. 9, 2009 |
| 7545166 |
Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers |
Jun. 9, 2009 |
| 7539967 |
Self-configuring components on a device |
May. 26, 2009 |
| 7535254 |
Reconfiguration of a hard macro via configuration registers |
May. 19, 2009 |
| 7535255 |
Logic integrated circuit having dynamic substitution function, information processing apparatus using the same, and dynamic substitution method of logic integrated circuit |
May. 19, 2009 |
| 7536666 |
Integrated circuit and method of routing a clock signal in an integrated circuit |
May. 19, 2009 |
| 7525344 |
Configurable IC having a routing fabric with storage elements |
Apr. 28, 2009 |
| 7521958 |
Hybrid configurable circuit for a configurable IC |
Apr. 21, 2009 |
| 7521961 |
Method and system for partially reconfigurable switch |
Apr. 21, 2009 |
| 7521962 |
Semiconductor integrated circuit apparatus |
Apr. 21, 2009 |
| 7518400 |
Barrel shifter implemented on a configurable integrated circuit |
Apr. 14, 2009 |
|
|
|
