Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Information Technology
Class Information
Number: 326/17
Name: Electronic digital logic circuitry > Accelerating switching
Description: Subject matter including a circuit to minimize the time delay at the turn-on or turn-off period of the switch, therefore increasing the switching speed.










Sub-classes under this class:

Class Number Class Name Patents
326/18 Bipolar transistor 117


Patents under this class:
1 2 3 4 5 6 7 8 9

Patent Number Title Of Patent Date Issued
4404480 High speed-low power gallium arsenide basic logic circuit Sep. 13, 1983
4395645 MOSFET Logic inverter buffer circuit for integrated circuits Jul. 26, 1983
4395646 Logic performing cell for use in array structures Jul. 26, 1983
4389582 MOS Integrated logic circuit device with improved switching speed characteristics Jun. 21, 1983
4384216 Controlled power performance driver circuit May. 17, 1983
4380710 TTL to CMOS Interface circuit Apr. 19, 1983
4379241 Edge defined output buffer circuit Apr. 5, 1983
4368395 Differential linear to digital translator Jan. 11, 1983
4356413 MOSFET Convolved logic Oct. 26, 1982
4342928 Circuit and method for voltage level conversion Aug. 3, 1982
4314362 Power down sequence for electrically programmable memory Feb. 2, 1982
4309630 Buffer circuitry Jan. 5, 1982
4305009 Low power consumption high speed transistor circuit comprising a complementary circuit Dec. 8, 1981
4296339 Logic circuit comprising circuits for producing a faster and a slower inverted signal Oct. 20, 1981
4276487 FET driver circuit with short switching times Jun. 30, 1981
4264829 MOS Inverter-buffer circuit having a small input capacitance Apr. 28, 1981
4259681 Integrated circuit Mar. 31, 1981
4166965 Threshold gate Sep. 4, 1979
4123669 Logical OR circuit for programmed logic arrays Oct. 31, 1978
4109163 High speed, radiation hard complementary MOS capacitive voltage level shift circuit Aug. 22, 1978
4053923 Integrated logic elements with improved speed-power characteristics Oct. 11, 1977
4048518 MOS buffer circuit Sep. 13, 1977
4042838 MOS inverting power driver circuit Aug. 16, 1977
4041326 High speed complementary output exclusive OR/NOR circuit Aug. 9, 1977
4023050 Logic level converter May. 10, 1977
4016431 Optimal driver for LSI Apr. 5, 1977
3995172 Enhancement-and depletion-type field effect transistors connected in parallel Nov. 30, 1976
3986042 CMOS Boolean logic mechanization Oct. 12, 1976
3986043 CMOS digital circuits with active shunt feedback amplifier Oct. 12, 1976
3986041 CMOS digital circuits with resistive shunt feedback amplifier Oct. 12, 1976
3982138 High speed-low cost, clock controlled CMOS logic implementation Sep. 21, 1976
3946245 Fast-acting feedforward kicker circuit for use with two serially connected inverters Mar. 23, 1976

1 2 3 4 5 6 7 8 9










 
 
  Recently Added Patents
Dual use photovoltaic system
Tread portion of an automobile tire
For a given cell in a spreadsheet, evaluating an unlimited number of conditional formatting rules and applying multiple corresponding formats to the cell
Method for sending status information in mobile telecommunications system and receiver of mobile telecommunications
Performance monitoring of advanced process control systems
Method for building taxonomy of topics and categorizing videos
Communicating channel state information using predictive vector quantization
  Randomly Featured Patents
Aquarium background setting
Method and system for planning employee training in company
Electrostatic image developing toner, production method thereof, electrostatic image developer, image forming method and image forming apparatus
Method for preparing the optically active isomer of 2,2-[[5-[3-[(1,1-dimethylethyl)amino]-2-hydroxypropoxy]-1,2,3,4-tetrahyd ro-2,3-naphthalene-diyl]bis(oxy)]bis[N,N-dipropylacetamide]
Liquid crystal display device
Method for positioning, a positioning system, and an electronic device
Belt mounted massaging unit
Identification band
System and method for billing system interface failover resolution
Active matrix display device having drain electrodes of the pair of TFTs being symmetrically formed with respect to the central plane to prevent the flicker due to the different parasitic capa