Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Information Technology
Class Information
Number: 326/131
Name: Electronic digital logic circuitry > Function of and, or, nand, nor, or not > Bipolar transistor (e.g., rtl, dctl, etc.) > Diode-transistor logic (dtl) > With metal semiconductor junction diode (e.g., schottky barrier, etc.)
Description: Subject matter wherein the diode transistor logic device includes diodes of the type which operate on the principle of the injection of very highly concentrated (i.e., "hot") majority carriers across a potential difference barrier which is formed by the junction of a lightly doped semiconductor crystal and a metal layer deposited thereon.


Patents under this class:

Patent Number Title Of Patent Date Issued
6933751 Integrated Schottky transistor logic configuration Aug. 23, 2005
5023482 ISL to TTL translator Jun. 11, 1991
5013999 Voltage generating circuit using a Schottky barrier diode May. 7, 1991
4972104 TTL totem pole anti-simultaneous conduction circuit Nov. 20, 1990
4943742 Schottky barrier diode clamp transistor Jul. 24, 1990
4794281 Speed-up circuit for transistor logic output device Dec. 27, 1988
4782248 STL exclusive-or buffer Nov. 1, 1988
4754172 STL low impedance buffer/driver Jun. 28, 1988
4728824 Control circuit of a plurality of STL type logic cells in parallel Mar. 1, 1988
4682057 Circuit design technique to prevent current hogging when minimizing interconnect stripes by paralleling STL or ISL gate inputs Jul. 21, 1987
4595942 Integrated circuit Jun. 17, 1986
4591741 Drive circuit for output pull-down transistor May. 27, 1986
4590392 Current feedback Schottky logic May. 20, 1986
4577123 Integrated logic circuit having collector node with pull-up and clamp Mar. 18, 1986
4542331 Low-impedance voltage reference Sep. 17, 1985
4529894 Means for enhancing logic circuit performance Jul. 16, 1985
4449063 Logic circuit with improved switching May. 15, 1984
4415817 Bipolar logic gate including circuitry to prevent turn-off and deep saturation of pull-down transistor Nov. 15, 1983
4399517 Multiple-input binary adder Aug. 16, 1983
4330723 Transistor logic output device for diversion of Miller current May. 18, 1982
4317127 Static induction transistor and integrated circuit utilizing same Feb. 23, 1982
4288805 Integrated logic gate with NPN inverter, PNP clamp, coupling, Shottky diodes and diffused crossunder Sep. 8, 1981
4151609 First in first out (FIFO) memory Apr. 24, 1979
4129790 High density integrated logic circuit Dec. 12, 1978
4112314 Logical current switch Sep. 5, 1978
4110634 Gate circuit Aug. 29, 1978
4076556 Method for fabrication of improved bipolar injection logic circuit Feb. 28, 1978
4071774 Integrated injection logic with both fan in and fan out Schottky diodes, serially connected between stages Jan. 31, 1978
4048517 Logic element Sep. 13, 1977
4027285 Decode circuitry for bipolar random access memory May. 31, 1977
T957007 Voltage-mode logic circuitry with improved input/output characteristics Apr. 5, 1977
3987310 Schottky diode - complementary transistor logic Oct. 19, 1976



 
 
  Recently Added Patents
Label stacker
Read-only memory device and related method of design
Reversible sweatshirt with secure pocket slot and secure interior pocket pouch
Zoom lens
High-density, robust connector for stacking applications
Box blank
System, method, and computer program product for optimizing cruise altitudes for groups of aircraft
  Randomly Featured Patents
Method for treating equine navicular disease with pentoxifylline, and composition containing pentoxifylline for administrating to horses
Accommodating enclosure and management system
Hybrid energy convertor
Method and apparatus for estimating motion vector fields by rejecting local outliers
Electrophotographic photoconductor
Multilayer interconnect structure containing air gaps and method for making
King pin assembly for securing trailer to fifth wheel
Preparation of bonded fiber structures for cell implantation
Method and apparatus for quantitative nondestructive evaluation of metal airfoils using high resolution transient thermography
Method for generating constrained component placement for integrated circuits and packages