| |
 |
|
Class Information
Number: 326/105
Name: Electronic digital logic circuitry > Function of and, or, nand, nor, or not > Decoding
Description: Subject matter wherein logic gates are selectively responsive to particular binary combinations of logic signals to provide a binary output command signal.
Sub-classes under this class:
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7586334 |
Circuit arrangement and method for processing a dual-rail signal |
Sep. 8, 2009 |
| 7557617 |
Digital decoder with complementary outputs |
Jul. 7, 2009 |
| 7545178 |
Signal encoder and signal decoder |
Jun. 9, 2009 |
| 7541843 |
Semi-static flip-flops for RFID tags |
Jun. 2, 2009 |
| 7541836 |
Binary boolean output on input with more than two states |
Jun. 2, 2009 |
| 7535260 |
Logic gates, scan drivers and organic light emitting displays using the same |
May. 19, 2009 |
| 7486113 |
Decoder circuit |
Feb. 3, 2009 |
| 7479814 |
Circuit for digital frequency synthesis in an integrated circuit |
Jan. 20, 2009 |
| 7466164 |
Method and apparatus for a configurable low power high fan-in multiplexer |
Dec. 16, 2008 |
| 7436219 |
Level shifter circuit |
Oct. 14, 2008 |
| 7417467 |
Semiconductor integrated circuit |
Aug. 26, 2008 |
| 7378879 |
Decoding systems and methods |
May. 27, 2008 |
| 7312627 |
Decoding circuit for on die termination in semiconductor memory device and its method |
Dec. 25, 2007 |
| 7279936 |
Logic basic cell, logic basic cell arrangement and logic device |
Oct. 9, 2007 |
| 7268591 |
Decode structure with parallel rotation |
Sep. 11, 2007 |
| 7245158 |
Circuit wiring layout in semiconductor memory device |
Jul. 17, 2007 |
| 7221185 |
Method and apparatus for memory block initialization |
May. 22, 2007 |
| 7212062 |
Power supply noise insensitive multiplexer |
May. 1, 2007 |
| 7199619 |
High-speed differential logic multiplexer |
Apr. 3, 2007 |
| 7181966 |
Physical quantity sensor and method for manufacturing the same |
Feb. 27, 2007 |
| 7176725 |
Fast pulse powered NOR decode apparatus for semiconductor devices |
Feb. 13, 2007 |
| 7170320 |
Fast pulse powered NOR decode apparatus with pulse stretching and redundancy steering |
Jan. 30, 2007 |
| 7154300 |
Encoder and decoder circuits for dynamic bus |
Dec. 26, 2006 |
| 7068069 |
Control circuit and reconfigurable logic block |
Jun. 27, 2006 |
| 7049851 |
Decoder circuit |
May. 23, 2006 |
| 7030655 |
Memory interface system |
Apr. 18, 2006 |
| 7009908 |
Decoding device |
Mar. 7, 2006 |
| 6995600 |
Fast and wire multiplexing circuits |
Feb. 7, 2006 |
| 6987402 |
Reversible logic elements operating in a synchronous mode |
Jan. 17, 2006 |
| 6980030 |
Embedded function units with decoding |
Dec. 27, 2005 |
| 6972600 |
Base element for a multiplexer structure and corresponding multiplexer structure |
Dec. 6, 2005 |
| 6963227 |
Apparatus and method for precharging and discharging a domino circuit |
Nov. 8, 2005 |
| 6956399 |
High-speed lookup table circuits and methods for programmable logic devices |
Oct. 18, 2005 |
| 6937061 |
Address decoder for programmable logic device |
Aug. 30, 2005 |
| 6922082 |
Select logic for low voltage swing circuits |
Jul. 26, 2005 |
| 6864721 |
Decoder circuit |
Mar. 8, 2005 |
| 6856173 |
Multiplexing of digital signals at multiple supply voltages in an integrated circuit |
Feb. 15, 2005 |
| 6834004 |
Semiconductor integrated circuit having logic circuit comprising transistors with lower threshold voltage values and improved pattern layout |
Dec. 21, 2004 |
| 6819134 |
Decoding circuit for wafer burn-in test |
Nov. 16, 2004 |
| 6809985 |
DRAM technology compatible processor/memory chips |
Oct. 26, 2004 |
| 6762623 |
High-resolution single-ended source-synchronous receiver |
Jul. 13, 2004 |
| 6756815 |
Input buffer with selectable operational characteristics |
Jun. 29, 2004 |
| 6741519 |
DRAM technology compatible processor/memory chips |
May. 25, 2004 |
| 6731138 |
Circuits and methods for selectively latching the output of an adder |
May. 4, 2004 |
| 6714052 |
Method and apparatus for passive component minimization of connector pins in a computer system |
Mar. 30, 2004 |
| 6714045 |
Static transmission of FAST14 logic 1-of-N signals |
Mar. 30, 2004 |
| 6707831 |
Mechanism for data forwarding |
Mar. 16, 2004 |
| 6700402 |
Output control circuit and output control method |
Mar. 2, 2004 |
| 6646949 |
Word line driver for dynamic random access memories |
Nov. 11, 2003 |
| 6636077 |
High isolation, low power high speed multiplexer circuit |
Oct. 21, 2003 |
|
|
|
