Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Information Technology
Class Information
Number: 326/105
Name: Electronic digital logic circuitry > Function of and, or, nand, nor, or not > Decoding
Description: Subject matter wherein logic gates are selectively responsive to particular binary combinations of logic signals to provide a binary output command signal.










Sub-classes under this class:

Class Number Class Name Patents
326/106 With field-effect transistor 295


Patents under this class:
1 2 3 4 5 6 7

Patent Number Title Of Patent Date Issued
8638886 Parallel viterbi decoder with end-state information passing Jan. 28, 2014
8633732 Circuits for soft logical functions Jan. 21, 2014
8502563 Non-binary decoder architecture and control signal logic for reduced circuit complexity Aug. 6, 2013
8502555 Method of and circuit for preventing the alteration of a stored data value Aug. 6, 2013
8476932 Multiplex gate driving circuit Jul. 2, 2013
8441286 Four logic state voltage to two output decompressor IC May. 14, 2013
8373442 Selector circuit and processor system Feb. 12, 2013
8242808 Decoder circuit Aug. 14, 2012
8242806 Methods and systems for managing a write operation Aug. 14, 2012
8193832 Arbiter array using two-dimensional address decoding Jun. 5, 2012
8183888 Parity unit using 3-input NANDs May. 22, 2012
8159271 Scan driver Apr. 17, 2012
8115513 Circuits for soft logical functions Feb. 14, 2012
8013761 Switching matrix for an input device Sep. 6, 2011
7982505 Logic circuit, address decoder circuit and semiconductor memory Jul. 19, 2011
7969200 Decoder circuit Jun. 28, 2011
7965103 Quad to binary converter with directly connected and coupled outputs Jun. 21, 2011
7928771 Drive signal output circuit and multi-chip package Apr. 19, 2011
7872502 Defect-and-failure-tolerant demultiplexer using series replication and error-control encoding Jan. 18, 2011
7863938 Address decoder and method for setting an address Jan. 4, 2011
7839164 Low depth programmable priority encoders Nov. 23, 2010
7821298 Multiplexing using product-of-sums and sum-of-products Oct. 26, 2010
7821299 Matrix decoder Oct. 26, 2010
7823003 Voltage referencing clock for source-synchronous multi-level signal buses Oct. 26, 2010
7813368 Communication system Oct. 12, 2010
7795922 Decoder circuit Sep. 14, 2010
7768316 Decoder circuit, decoding method, output circuit, electro-optical device, and electronic instrument Aug. 3, 2010
7741879 Apparatus and method for generating a constant logical value in an integrated circuit Jun. 22, 2010
7719319 Semiconductor integrated circuit May. 18, 2010
7710158 Command decoder and command signal generating circuit May. 4, 2010
7693701 Structure for a configurable low power high fan-in multiplexer Apr. 6, 2010
7656197 Decoder circuit Feb. 2, 2010
7649801 Semiconductor memory apparatus having column decoder for low power consumption Jan. 19, 2010
7586334 Circuit arrangement and method for processing a dual-rail signal Sep. 8, 2009
7557617 Digital decoder with complementary outputs Jul. 7, 2009
7545178 Signal encoder and signal decoder Jun. 9, 2009
7541836 Binary boolean output on input with more than two states Jun. 2, 2009
7541843 Semi-static flip-flops for RFID tags Jun. 2, 2009
7535260 Logic gates, scan drivers and organic light emitting displays using the same May. 19, 2009
7486113 Decoder circuit Feb. 3, 2009
7479814 Circuit for digital frequency synthesis in an integrated circuit Jan. 20, 2009
7466164 Method and apparatus for a configurable low power high fan-in multiplexer Dec. 16, 2008
7436219 Level shifter circuit Oct. 14, 2008
7417467 Semiconductor integrated circuit Aug. 26, 2008
7378879 Decoding systems and methods May. 27, 2008
7312627 Decoding circuit for on die termination in semiconductor memory device and its method Dec. 25, 2007
7279936 Logic basic cell, logic basic cell arrangement and logic device Oct. 9, 2007
7268591 Decode structure with parallel rotation Sep. 11, 2007
7245158 Circuit wiring layout in semiconductor memory device Jul. 17, 2007
7221185 Method and apparatus for memory block initialization May. 22, 2007

1 2 3 4 5 6 7










 
 
  Recently Added Patents
Perception-based artifact quantification for volume rendering
Vectorization of program code
JTAG multiplexer with clock/mode input, mode/clock input, and clock output
Method and system for evaluating/analyzing patent portfolio using patent priority approach
Cascode circuit device with improved reverse recovery characteristic
Sequential control device for a striking mechanism
Multiple RF band operation in mobile devices
  Randomly Featured Patents
Separating devulcanized rubber
Foamed vitroeous materials for agricultural applications
Process for plugging defects in a dielectric layer of a semiconductor device
IP-centric speed dial
Video special effects generator
Two-step shallow trench isolation (STI) process
Line shaft stop for line shaft conveyer
Rock bit with channel structure for retaining cutter segments
Webcam
Spreader assembly