Resources Contact Us Home
Browse by Category: Main > Physics
Class Information
Number: 257/E27.106
Name: Active solid-state devices (e.g., transistors, solid-state diodes) > Device consisting of a plurality of semiconductor or other solid state components formed in or on a common substrate, e.g., integrated circuit device (epo) > Including semiconductor component with at least one potential barrier or surface barrier adapted for rectifying, oscillating, amplifying, or switching, or including integrated passive circuit elements (epo) > With semiconductor substrate only (epo) > Including a plurality of individual components in a repetitive configuration (epo) > Masterslice integrated circuit (epo) > Using bipolar structure (epo)
Description: This subclass is indented under subclass E27.105. This subclass is substantially the same in scope as ECLA classification H01L27/118B.

Patents under this class:
1 2

Patent Number Title Of Patent Date Issued
8558296 Low leakage capacitor for analog floating-gate integrated circuits Oct. 15, 2013
7893498 Semiconductor device Feb. 22, 2011
7605446 Bipolar high voltage/power semiconductor device having first and second insulated gated and method of operation Oct. 20, 2009
7482642 Bipolar transistors having controllable temperature coefficient of current gain Jan. 27, 2009
6841810 Cell structure for bipolar integrated circuits and method Jan. 11, 2005
6198117 Transistor having main cell and sub-cells Mar. 6, 2001
5517040 Personalizable semiconductor chips for analog and analog/digital circuits May. 14, 1996
5455191 Method of fabricating an ASIC cell having multiple contacts Oct. 3, 1995
5440153 Array architecture with enhanced routing for linear asics Aug. 8, 1995
5244832 Method for fabricating a poly emitter logic array and apparatus produced thereby Sep. 14, 1993
5237215 ECL master slice gates with different power levels Aug. 17, 1993
5124776 Bipolar integrated circuit having a unit block structure Jun. 23, 1992
5101258 Semiconductor integrated circuit device of master slice approach Mar. 31, 1992
5068702 Programmable transistor Nov. 26, 1991
5046160 Masterslice integrated circuit device having an improved wiring structure Sep. 3, 1991
5021856 Universal cell for bipolar NPN and PNP transistors and resistive elements Jun. 4, 1991
4990461 Method of making a semiconductor integrated circuit device having resistance elements Feb. 5, 1991
4987326 Semiconductor integrated circuit device having an improved common wiring arrangement Jan. 22, 1991
4984050 Gate-array type intergated circuit semiconductor device Jan. 8, 1991
4952997 Semiconductor integrated-circuit apparatus with internal and external bonding pads Aug. 28, 1990
4949149 Semicustom chip whose logic cells have narrow tops and wide bottoms Aug. 14, 1990
4922136 Master slice integrated circuit having high and low speed unit cells May. 1, 1990
4904887 Semiconductor integrated circuit apparatus Feb. 27, 1990
4898838 Method for fabricating a poly emitter logic array Feb. 6, 1990
4891729 Semiconductor integrated-circuit apparatus Jan. 2, 1990
4890191 Integrated circuits Dec. 26, 1989
4885628 Semiconductor integrated circuit device Dec. 5, 1989
4851893 Programmable active/passive cell structure Jul. 25, 1989
4841352 Semi-custom integrated circuit provided with standardized capacitor cells Jun. 20, 1989
4774559 Integrated circuit chip structure wiring and circuitry for driving highly capacitive on chip wiring nets Sep. 27, 1988
4760289 Two-level differential cascode current switch masterslice Jul. 26, 1988
4748488 Master-slice-type semiconductor integrated circuit device May. 31, 1988
4737836 VLSI integrated circuit having parallel bonding areas Apr. 12, 1988
4689502 Gate array LSI device using PNP input transistors to increase the switching speed of TTL buffers Aug. 25, 1987
4675555 IC input buffer emitter follower with current source value dependent upon connection length for equalizing signal delay Jun. 23, 1987
4641108 Configurable analog integrated circuit Feb. 3, 1987
4613958 Gate array chip Sep. 23, 1986
T106201 Master image chip organization technique or method Mar. 4, 1986
4564773 Semiconductor gate array device having an improved interconnection structure Jan. 14, 1986
4500906 Multilevel masterslice LSI with second metal level programming Feb. 19, 1985
4388755 Structure for and method of manufacturing a semiconductor device by the master slice method Jun. 21, 1983
T101804 Integrated circuit layout utilizing separated active circuit and wiring regions May. 4, 1982
4295149 Master image chip organization technique or method Oct. 13, 1981
4278897 Large scale semiconductor integrated circuit device Jul. 14, 1981
T100501 Integrated circuit layout utilizing separated active circuit and wiring regions Apr. 7, 1981
4255672 Large scale semiconductor integrated circuit device Mar. 10, 1981
4249193 LSI Semiconductor device and fabrication thereof Feb. 3, 1981
4207556 Programmable logic array arrangement Jun. 10, 1980
4080720 High density semiconductor circuit layout Mar. 28, 1978
4032962 High density semiconductor integrated circuit layout Jun. 28, 1977

1 2

  Recently Added Patents
Organic light emitting diode display device and method of fabricating the same
Use of physical deformation during scanning of an object to generate views of the object
Engineered nucleic acids encoding a modified erythropoietin and their expression
Firewall-tolerant voice-over-internet-protocol (VoIP) emulating SSL or HTTP sessions embedding voice data in cookies
Device and method for controlling brightness of organic light emitting diode display
Implementing state-of-the-art gate transistor, sidewall profile/angle control by tuning gate etch process recipe parameters
Antibodies to OX-2/CD200 and uses thereof
  Randomly Featured Patents
Closure member for crown cork applicator
Air cleaner
Control device
Grooming composition
Method of making a mounting disk for a floor polisher
Hingeless rotor with intermediate pitch-control rings
Convertible railway velocipede
Latex for coatings having reduced blushing characteristics
Breathing mask
Methods and systems for communicating SS7 messages over packet-based network using transport adapter layer interface