Resources Contact Us Home
Browse by Category: Main > Physics
Class Information
Number: 257/E21.702
Name: Active solid-state devices (e.g., transistors, solid-state diodes) > Processes or apparatus adapted for manufacture or treatment of semiconductor or solid-state devices or of parts thereof (epo) > Manufacture or treatment of devices consisting of plurality of solid-state components formed in or on common substrate or of parts thereof; manufacture of integrated circuit devices or of parts thereof (epo) > Manufacture or treatment of devices consisting of plurality of solid-state components or integrated circuits formed in, or on, common substrate (epo) > With subsequent division of substrate into plural individual devices (epo) > Substrate is nonsemiconductor body, e.g., insulating body (epo) > To produce devices, each consisting of single circuit element (epo)
Description: This subclass is indented under subclass E21.599. This subclass is substantially the same in scope as ECLA classification H01L21/786.

Patents under this class:

Patent Number Title Of Patent Date Issued
8598664 Field effect transistor (FET) and method of forming the FET without damaging the wafer surface Dec. 3, 2013
8535996 Substrate having a charged zone in an insulating buried layer Sep. 17, 2013
8420467 Semiconductor device and method for manufacturing the same Apr. 16, 2013
8334172 Manufacturing method of semiconductor device Dec. 18, 2012
8237153 Forming a non-planar transistor having a quantum well channel Aug. 7, 2012
8106498 Integrated circuit packaging system with a dual board-on-chip structure and method of manufacture thereof Jan. 31, 2012
7928426 Forming a non-planar transistor having a quantum well channel Apr. 19, 2011
7811859 Method of reducing memory card edge roughness by edge coating Oct. 12, 2010
7696009 Method for fabricating a semiconductor device having a heat radiation layer Apr. 13, 2010
7582512 Method of fabricating semiconductor device having conducting portion of upper and lower conductive layers on a peripheral surface of the semiconductor device Sep. 1, 2009
6613650 Active matrix ESD protection and testing scheme Sep. 2, 2003

  Recently Added Patents
System and method for leveraging independent innovation in entertainment content and graphics hardware
Isolated Australian coral reef fluorescent proteins and cell-based kinase or phosphatase platforms for cancer drug development
Assisting apparatus, method, and program for checking crosstalk noise between hierarchized modules in a semiconductor circuit
Vertical gate LDMOS device
Video-recording reservation management apparatus, method, program, and system
Handheld electronic communication device having sliding display
  Randomly Featured Patents
Crimping apparatus
Self-aligning, single person installable rack rail/alignment plate assembly
Method and apparatus for frequency selective beam forming
Digital clock
Stable plasticizers for nitrocellulose nitroguanidine-type compositions
Technique for expanding tubular structures
Short window norm optimization for multi-source multi-component seismic data
Track forming a gas-throughflow duct and provided with a movable gas passage unit
Potassium ion channel blockers
Vitamin D amine and amide derivatives