 |
|
 |
| |
 |
|
Class Information
Number: 257/E21.645
Name: Active solid-state devices (e.g., transistors, solid-state diodes) > Processes or apparatus adapted for manufacture or treatment of semiconductor or solid-state devices or of parts thereof (epo) > Manufacture or treatment of devices consisting of plurality of solid-state components formed in or on common substrate or of parts thereof; manufacture of integrated circuit devices or of parts thereof (epo) > Manufacture or treatment of devices consisting of plurality of solid-state components or integrated circuits formed in, or on, common substrate (epo) > With subsequent division of substrate into plural individual devices (epo) > To produce devices each consisting of plurality of components, e.g., integrated circuits (epo) > Substrate being semiconductor, using silicon technology (epo) > Field-effect technology (epo) > Mis technology (epo) > Memory structures (epo)
Description: This subclass is indented under subclass E21.616. This subclass is substantially the same in scope as ECLA classification H01L21/8239.
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7432150 |
Method of manufacturing a magnetoelectronic device |
Oct. 7, 2008 |
| 7416942 |
Method for manufacturing semiconductor device |
Aug. 26, 2008 |
| 7416945 |
Method for forming a split gate memory device |
Aug. 26, 2008 |
| 7414283 |
Semiconductor device |
Aug. 19, 2008 |
| 7407897 |
Capacitor of analog semiconductor device having multi-layer dielectric film and method of manufacturing the same |
Aug. 5, 2008 |
| 7402499 |
Semiconductor device and method of manufacturing the same |
Jul. 22, 2008 |
| 7396723 |
Method of manufacturing EEPROM device |
Jul. 8, 2008 |
| 7393736 |
Atomic layer deposition of Zr.sub.x Hf.sub.y Sn.sub.1-x-y O.sub.2 films as high k gate dielectrics |
Jul. 1, 2008 |
| 7384841 |
DRAM device and method of manufacturing the same |
Jun. 10, 2008 |
| 7378341 |
Automatic process control of after-etch-inspection critical dimension |
May. 27, 2008 |
| 7368352 |
Semiconductor devices having transistors with vertical channels and method of fabricating the same |
May. 6, 2008 |
| 7361974 |
Manufacturing method for an integrated semiconductor structure |
Apr. 22, 2008 |
| 7358140 |
Pattern density control using edge printing processes |
Apr. 15, 2008 |
| 7335940 |
Flash memory and manufacturing method thereof |
Feb. 26, 2008 |
| 7332377 |
Manufacturing method with self-aligned arrangement of solid body electrolyte memory cells of minimum structure size |
Feb. 19, 2008 |
| 7332378 |
Integrated circuit memory system with dummy active region |
Feb. 19, 2008 |
| 7323739 |
Semiconductor device having recess and planarized layers |
Jan. 29, 2008 |
| 7314803 |
Method for producing a semiconductor structure |
Jan. 1, 2008 |
| 7303971 |
MSM binary switch memory device |
Dec. 4, 2007 |
| 7271063 |
Method of forming FLASH cell array having reduced word line pitch |
Sep. 18, 2007 |
| 7265381 |
Opto-electronic memory element on the basis of organic metalloporphyrin molecules |
Sep. 4, 2007 |
| 7259067 |
Method for manufacturing flash memory device |
Aug. 21, 2007 |
| 7208371 |
Method of fabricating split gate flash memory device |
Apr. 24, 2007 |
| 7081389 |
Semiconductor devices having dual capping layer patterns and methods of manufacturing the same |
Jul. 25, 2006 |
| 7075820 |
Semiconductor memory device for dynamically storing data with channel body of transistor used as storage node |
Jul. 11, 2006 |
| 7067362 |
Integrated circuit with protected implantation profiles and method for the formation thereof |
Jun. 27, 2006 |
| 7057237 |
Method for forming devices with multiple spacer widths |
Jun. 6, 2006 |
| 7053005 |
Method of forming a silicon oxide layer in a semiconductor manufacturing process |
May. 30, 2006 |
| 7050319 |
Memory architecture and method of manufacture and operation thereof |
May. 23, 2006 |
| 7049188 |
Lateral doped channel |
May. 23, 2006 |
| 7042756 |
Configurable storage device |
May. 9, 2006 |
| 7042027 |
Gated lateral thyristor-based random access memory cell (GLTRAM) |
May. 9, 2006 |
| 7029970 |
Method for fabricating semiconductor device |
Apr. 18, 2006 |
| 7015554 |
Semiconductor device and method for fabricating the same |
Mar. 21, 2006 |
| 7015089 |
Method to improve etching of resist protective oxide (RPO) to prevent photo-resist peeling |
Mar. 21, 2006 |
| 7012006 |
Embedded ROM device using substrate leakage |
Mar. 14, 2006 |
| 7001811 |
Method for making memory cell without halo implant |
Feb. 21, 2006 |
| 7002232 |
Semiconductor integrated circuit device and method of testing the same |
Feb. 21, 2006 |
| 7001816 |
Embedded ROM device using substrate leakage |
Feb. 21, 2006 |
| 6992339 |
Asymmetric memory cell |
Jan. 31, 2006 |
| 6991988 |
Static pass transistor logic with transistors with multiple vertical gates |
Jan. 31, 2006 |
| 6987041 |
Semiconductor device having both memory and logic circuit and its manufacture |
Jan. 17, 2006 |
| 6987069 |
Fabrication process of a semiconductor integrated circuit device |
Jan. 17, 2006 |
| 6974739 |
Fabrication of dielectric on a gate surface to insulate the gate from another element of an integrated circuit |
Dec. 13, 2005 |
| 6974999 |
Semiconductor device and method of manufacturing the same |
Dec. 13, 2005 |
| 6975018 |
Semiconductor device |
Dec. 13, 2005 |
| 6969686 |
Memory device having isolation trenches with different depths and the method for making the same |
Nov. 29, 2005 |
| 6969666 |
Method for fabricating isolation layer in semiconductor device |
Nov. 29, 2005 |
| 6967382 |
Integrated circuit devices including raised source/drain structures having different heights |
Nov. 22, 2005 |
| 6965141 |
Ferroelectric memory and method for manufacturing the same |
Nov. 15, 2005 |
|
|
|
 |
|
 |
|
| |
Randomly Featured Patents |
|
