Resources Contact Us Home
Browse by Category: Main > Physics
Class Information
Number: 257/381
Name: Active solid-state devices (e.g., transistors, solid-state diodes) > Field effect device > Having insulated electrode (e.g., mosfet, mos diode) > Insulated gate field effect transistor in integrated circuit > Combined with passive components (e.g., resistors) > With multiple levels of polycrystalline silicon
Description: Subject matter wherein the integrated circuit has more than one layer of polycrystalline silicon.

Patents under this class:
1 2 3

Patent Number Title Of Patent Date Issued
8658509 Semiconductor resistors formed at a lower height level in a semiconductor device comprising metal gates Feb. 25, 2014
8563385 Field effect transistor device with raised active regions Oct. 22, 2013
8445971 Field effect transistor device with raised active regions May. 21, 2013
8314462 Semiconductor devices including electrodes with integrated resistances Nov. 20, 2012
8304342 Sacrificial CMP etch stop layer Nov. 6, 2012
8105946 Method of forming conductive lines of semiconductor memory device Jan. 31, 2012
8044450 Semiconductor device with a non-volatile memory and resistor Oct. 25, 2011
8018027 Flip-bonded dual-substrate inductor, flip-bonded dual-substrate inductor, and integrated passive device including a flip-bonded dual-substrate inductor Sep. 13, 2011
7977767 Spiral planar inductor and manufacturing method thereof Jul. 12, 2011
7956386 Wiring structure in a semiconductor device, method of forming the wiring structure, semiconductor device including the wiring structure and method of manufacturing the semiconductor device Jun. 7, 2011
7939874 Semiconductor device May. 10, 2011
7928515 Semiconductor device and manufacturing method of the semiconductor device Apr. 19, 2011
7923783 Semiconductor memory device having resistance element with two conductors Apr. 12, 2011
7919822 Semiconductor device and method for fabricating the same Apr. 5, 2011
7919821 Method and integrated circuits capable of saving layout areas Apr. 5, 2011
7838946 Method for fabricating semiconductor structure and structure of static random access memory Nov. 23, 2010
RE41670 Sram cell fabrication with interlevel Dielectric planarization Sep. 14, 2010
7786536 Semiconductor device and method for fabricating the same Aug. 31, 2010
7750414 Structure and method for reducing threshold voltage variation Jul. 6, 2010
7737505 Semiconductor device and method of forming the same Jun. 15, 2010
7679144 Semiconductor device and method for manufacturing the same Mar. 16, 2010
7642605 Semiconductor device Jan. 5, 2010
7538377 Semiconductor memory device May. 26, 2009
7495292 Integrated circuit devices having pad contact plugs in the cell array and peripheral circuit regions of the integrated circuit substrate Feb. 24, 2009
7411822 Nonvolatile memory cell arrangement Aug. 12, 2008
7319254 Semiconductor memory device having resistor and method of fabricating the same Jan. 15, 2008
7208814 Resistive device and method for its production Apr. 24, 2007
7176533 Semiconductor devices having contact plugs including polysilicon doped with an impurity having a lesser diffusion coefficient than phosphorus Feb. 13, 2007
7064398 Semiconductor memory device Jun. 20, 2006
7049665 Method of manufacturing a dual gate semiconductor device with a poly-metal electrode May. 23, 2006
6953974 EEPROM device and method for providing lower programming voltage Oct. 11, 2005
6924560 Compact SRAM cell with FinFET Aug. 2, 2005
6921962 Integrated circuit having a thin film resistor located within a multilevel dielectric between an upper and lower metal interconnect layer Jul. 26, 2005
6894365 Semiconductor device having an integral resistance element May. 17, 2005
6885070 Semiconductor memory device and fabrication method thereof Apr. 26, 2005
6882015 Intralevel decoupling capacitor, method of manufacture and testing circuit of the same Apr. 19, 2005
6870231 Layouts for CMOS SRAM cells and devices Mar. 22, 2005
6867462 Semiconductor device using an SOI substrate and having a trench isolation and method for fabricating the same Mar. 15, 2005
6822288 Trench MOSFET device with polycrystalline silicon source contact structure Nov. 23, 2004
6815839 Soft error resistant semiconductor memory device Nov. 9, 2004
6812515 Polysilicon layers structure and method of forming same Nov. 2, 2004
6797575 Method for forming a polycide structure in a semiconductor device Sep. 28, 2004
6770939 Thermal processing for three dimensional circuits Aug. 3, 2004
6753556 Silicate gate dielectric Jun. 22, 2004
6747307 Combined transistor-capacitor structure in deep sub-micron CMOS for power amplifiers Jun. 8, 2004
6717233 Method for fabricating resistors within semiconductor integrated circuit devices Apr. 6, 2004
6686645 Fuse and fuse window structure Feb. 3, 2004
6674108 Gate length control for semiconductor chip design Jan. 6, 2004
6674132 Memory cell and production method Jan. 6, 2004
6657265 Semiconductor device and its manufacturing method Dec. 2, 2003

1 2 3

  Recently Added Patents
Error recovery storage along a memory string
Biomarkers of gastric cancer and use thereof
Image forming apparatus acquiring image processing time detected when the acquired time is longer that the previously set time and to correct output image density using generated patch pattern
Method and system for accomplishing user equipment purge
Metal halide lamps with fast run-up and methods of operating the same
Methods of forming semiconductor devices having diffusion regions of reduced width
  Randomly Featured Patents
Integrated position and direction system
Method for determining binocular balance and disorders of binocularity of an individual or clinical groups of individuals
Twin check valve pump system having fail-safe characteristic
Semiconductor processing method of providing an electrically conductive interconnecting plug between an elevationally inner electrically conductive node and an elevationally outer electrically
Master-slave type flip-flop circuit
Splice block mover
Method of forming a corner part of a weather strip
Method for enabling users of a cryptosystem to generate and use a private pair key for enciphering communications between the users
Process for isolation and purification of cephalosporin compound