| |
 |
|
Class Information
Number: 257/351
Name: Active solid-state devices (e.g., transistors, solid-state diodes) > Field effect device > Having insulated electrode (e.g., mosfet, mos diode) > Single crystal semiconductor layer on insulating substrate (soi) > Insulated electrode device is combined with diverse type device (e.g., complementary mosfets, fet with resistor, etc.) > Complementary field effect transistor structures only (i.e., not including bipolar transistors, resistors, or other components)
Description: Subject matter wherein the field effect transistor and the diverse type device are field effect transistors which are complementary in conductivity type to each other (e.g., provide a CMOS structure).
Patents under this class:
| Patent Number |
Title Of Patent |
Date Issued |
| 7619282 |
Hybrid circuit and electronic device using same |
Nov. 17, 2009 |
| 7611934 |
Semiconductor device and method of fabricating the same |
Nov. 3, 2009 |
| 7608858 |
Spacing architecture for liquid crystal display and spacing method thereof |
Oct. 27, 2009 |
| 7608893 |
Multi-channel transistor structure and method of making thereof |
Oct. 27, 2009 |
| 7605429 |
Hybrid crystal orientation CMOS structure for adaptive well biasing and for power and performance enhancement |
Oct. 20, 2009 |
| 7606098 |
Semiconductor memory array architecture with grouped memory cells, and method of controlling same |
Oct. 20, 2009 |
| 7598570 |
Semiconductor device, SRAM and manufacturing method of semiconductor device |
Oct. 6, 2009 |
| 7598142 |
CMOS device with dual-epi channels and self-aligned contacts |
Oct. 6, 2009 |
| 7592671 |
Strained silicon-on-insulator by anodization of a buried p+ silicon germanium layer |
Sep. 22, 2009 |
| 7589383 |
Thin film semiconductor device and method of manufacturing the same |
Sep. 15, 2009 |
| 7589308 |
Method and apparatus for regulating photo currents induced by dose rate events |
Sep. 15, 2009 |
| 7589380 |
Method for forming integrated circuit utilizing dual semiconductors |
Sep. 15, 2009 |
| 7582516 |
CMOS devices with hybrid channel orientations, and methods for fabricating the same using faceted epitaxy |
Sep. 1, 2009 |
| 7582935 |
Methods for manufacturing SOI substrate using wafer bonding and complementary high voltage bipolar transistor using the SOI substrate |
Sep. 1, 2009 |
| 7579254 |
Process for realizing an integrated electronic circuit with two active layer portions having different crystal orientations |
Aug. 25, 2009 |
| 7576395 |
Dual gate stack CMOS structure with different dielectrics |
Aug. 18, 2009 |
| 7575975 |
Method for forming a planar and vertical semiconductor structure having a strained semiconductor layer |
Aug. 18, 2009 |
| 7572690 |
Method of fabricating CMOS thin film transistor (TFT) and CMOS TFT fabricated using the same |
Aug. 11, 2009 |
| 7569892 |
Method and structure for forming self-aligned, dual stress liner for CMOS devices |
Aug. 4, 2009 |
| 7564059 |
Semiconductor device with tapered gates |
Jul. 21, 2009 |
| 7545008 |
Complementary metal-oxide-semiconductor transistor structure for high density and high performance integrated circuits |
Jun. 9, 2009 |
| 7531878 |
Semiconductor MIS transistor formed on SOI semiconductor substrate |
May. 12, 2009 |
| 7528447 |
Non-volatile semiconductor memory and method for controlling a non-volatile semiconductor memory |
May. 5, 2009 |
| 7525135 |
Semiconductor device and display device |
Apr. 28, 2009 |
| 7525162 |
Orientation-optimized PFETS in CMOS devices employing dual stress liners |
Apr. 28, 2009 |
| 7521760 |
Integrated circuit chip with FETs having mixed body thickness and method of manufacture thereof |
Apr. 21, 2009 |
| 7514752 |
Reduction of short-circuiting between contacts at or near a tensile-compressive boundary |
Apr. 7, 2009 |
| 7514746 |
Floating-body dynamic random access memory and method of fabrication in tri-gate technology |
Apr. 7, 2009 |
| 7514313 |
Process of forming an electronic device including a seed layer and a semiconductor layer selectively formed over the seed layer |
Apr. 7, 2009 |
| 7498637 |
Semiconductor memory |
Mar. 3, 2009 |
| 7492009 |
Semiconductor device having silicon on insulator structure and method of fabricating the same |
Feb. 17, 2009 |
| 7485929 |
Semiconductor-on-insulator (SOI) strained active areas |
Feb. 3, 2009 |
| 7482658 |
Semiconductor device and method of manufacturing the same |
Jan. 27, 2009 |
| 7482671 |
MOS semiconductor device isolated by a device isolation film |
Jan. 27, 2009 |
| 7482628 |
Array substrate for liquid crystal display device and method of fabricating the same |
Jan. 27, 2009 |
| 7476941 |
Semiconductor integrated circuit device and fabrication process thereof |
Jan. 13, 2009 |
| 7476579 |
Method and structure for enhancing both nMOSFET and pMOSFET performance with a stressed film |
Jan. 13, 2009 |
| 7473972 |
Thin film transistor substrate and method for manufacturing the same |
Jan. 6, 2009 |
| 7473985 |
Hybrid oriented substrates and crystal imprinting methods for forming such hybrid oriented substrates |
Jan. 6, 2009 |
| 7465992 |
Field effect transistor with mixed-crystal-orientation channel and source/drain regions |
Dec. 16, 2008 |
| 7456430 |
Semiconductor device and method for fabricating the same |
Nov. 25, 2008 |
| 7456055 |
Process for forming an electronic device including semiconductor fins |
Nov. 25, 2008 |
| 7456478 |
MOS transistor circuit |
Nov. 25, 2008 |
| 7453088 |
Electro-optical device and manufacturing method thereof |
Nov. 18, 2008 |
| 7439109 |
Method of forming an integrated circuit structure on a hybrid crystal oriented substrate |
Oct. 21, 2008 |
| 7439588 |
Tri-gate integration with embedded floating body memory cell using a high-K dual metal gate |
Oct. 21, 2008 |
| 7439119 |
Thermally stable BiCMOS fabrication method and bipolar junction transistors formed according to the method |
Oct. 21, 2008 |
| 7432149 |
CMOS on SOI substrates with hybrid crystal orientations |
Oct. 7, 2008 |
| 7432553 |
Structure and method to optimize strain in CMOSFETs |
Oct. 7, 2008 |
| 7432554 |
CMOS thin film transistor comprising common gate, logic device comprising the CMOS thin film transistor, and method of manufacturing the CMOS thin film transistor |
Oct. 7, 2008 |
|
|
|
