Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Browse by Category: Main > Engineering
Class Information
Number: 137/175
Name: Fluid handling > Diverse fluid containing pressure systems > Fluid separating traps or vents > Plural discriminating outlets for diverse fluids > Choke or restricted passage gas bleed
Description: Separating traps wherein one of the discriminating outlets is a restricted gas bleed, which by its small size acts or tends to act as a discriminating gas outlet.










Sub-classes under this class:

Class Number Class Name Patents
137/176 From above liquid level 7


Patents under this class:

Patent Number Title Of Patent Date Issued
6706145 Aqueous adhesive dispersions and the use thereof in the production of multi-layered paper Mar. 16, 2004
6003167 Apparatus for eliminating gas from a fluid piping system Dec. 21, 1999
5042582 Horizontal heater/treater and/or vapor tight oil battery Aug. 27, 1991
4932431 Coupling with heat fusible actuator member Jun. 12, 1990
4815702 Gate valve with poppet closure Mar. 28, 1989
4268472 Valve May. 19, 1981











 
 
  Recently Added Patents
Cooler
Optical interconnect in high-speed memory systems
Bio-stimulant for improved plant growth and development
Bisphosphonate compounds
Cytokine biomarkers as predictive biomarkers of clinical response for Glatiramer acetate
Device chip carriers, modules, and methods of forming thereof
Solid-state image sensing device and control method of solid-state image sensing device
  Randomly Featured Patents
Embedded static random access memory for field programmable gate array
High-strength gusseted lid for a food container
Container for food products
Apparatus and method for image processing
System and method for the secure, real-time, high accuracy conversion of general-quality speech into text
Engine with integral mounted EGR cooler
Green fork
Manufacture of phosphoric acid using acid phosphate ester antifoaming compositions
Shaping machine capable of suppressing tilt
Semiconductor integrated circuit having a (BIST) built-in self test circuit for fault diagnosing operation of a memory