| |
 |
Cadance Design Systems, Inc. Patents |
|
Assignee: Cadance Design Systems, Inc.
Address: San Jose, CA
No. of patents: 1
Patents:
| Patent Number |
Title Of Patent |
Date Issued |
| 6421808 |
Hardware design language for the design of integrated circuits |
July 16, 2002 |
| A hardware design language V++ is described. V++ provides an automatically designed and implemented communications protocol, embedded by a compiler in the design itself. This protocol permits transparent, automatic communication between modules in a hardware design. The protocol gene |
|
|
|
